Probabilistic arithmetic and energy efficient embedded signal processing

CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2006, Pages 158-168

  George, J ^a   Marr, B ^a   Akgul, B E S ^a   Palem, K V ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

DSP; Low power; PCMOS; Probabilistic arithmetic; Probabilistic computing

Indexed keywords

EMBEDDED SYSTEMS; ENERGY EFFICIENCY; SIGNAL PROCESSING; SIGNAL TO NOISE RATIO; SYNTHETIC APERTURE RADAR;

BIASED VOLTAGE SCALING (OR BIVOS); PROBABILISTIC ARITHMETIC; PROBABILISTIC COMPUTING;

PROBABILISTIC LOGICS;

EID: 34547190664     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176760.1176781     Document Type: Conference Paper

References (28)

1. M. Richards, Fundamentals of Radar Signal Processing. McGraw Hill Publishing, 2005.
2. K. V. Palem, L. N. Chakrapani, B. E. S. Akgul, and P. Korkmaz, "Realizing ultra low-energy application specific soc architectures through novel probabilistic CMOS (PCMOS) technology," in Proc. of the International Conference on Solid State Devices and Materials, Tokyo, Japan, Sept. 2005, pp. 678-679.
3. S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani, "A probabilistic cmos switch and its realization by exploiting noise," in Proc. of In IFIP-VLSI SoC, Perth, Western Australia, Oct. 2005.
4. L. Chakrapani, B. E. S. Akgul, S. Cheemalavagu, P. Korkmaz, K. Palem, and B. Seshasayee, "Ultra-efficient (embedded) SOC architectures based on probabilistic cmos (PCMOS) technology," Proc. of Design Automation and Test in Europe (DATE), Mar. 2006.
5. N. Sano, "Increasing importance of electronic thermal noise in sub-0.1mm Si-MOSFETs," The IEICE Transactions on Electronics, vol. E83-C, pp. 1203-1211, Aug. 2000.
6. S. Lalgudi, J. Mao, and M. Swaminathan, "Parasitic extraction and simulation of simultaneous switching noise in on-chip power distribution networks," in 12th Electromagnetic Compatibility Conference 2005, vol. 12, no. 5, May 2005, pp. 497-510.
7. J. D. Meindl, "Low power microelectronics: Retrospect and prospect," Proceedings of the IEEE, vol. 83, no. 4, pp. 619-635, Apr. 1995.
8. K. L. Shepard, "Conquering noise in deep-submicron digital ics," IEEE Design and Test of Computers, vol. 15, no. 1, pp. 51-62, Jan. - Mar. 1998.
9. "ITRS 2005 edition. http://www.itrs.net/common/2005itrs/home2005. htm."
10. R. Hedge and N. R. Shanbhag, "A voltage overscaled low-power digital filter IC," Digital Object Identifier, pp. 388-391, 2004.
11. A. Forestier and M. Stan, "Limits to voltage scaling from the low power perspective," in Proceedings on Integrated Circuits and Systems Design, Sept. 2000, pp. 365-370.
12. A. Andrei, M. T. Schmitz, P. Eles, Z. Peng, and B. M. A. Hashimi, "Quasi-static voltage scaling for energy minimization with time constraints," in Design, Automation and Test in Europe, 2005, pp. 514-519.
13. K. V. Palem, "Energy aware computing through probabilistic switching: A study of limits," IEEE Trans. Computer, vol. 54, no. 9, pp. 1123-1137, 2005.
14. _, "Proof as experiment: Probabilistic algorithms from a thermodynamic perspective," in Proc. Intl. Symposium on Verification (Theory and Practice), Taormina, Sicily, June 2003.
15. P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, "Advocating noise as an agent for ultra-low energy computing: Probabilistic CMOS devices and their characteristics," Japanese Journal of Applied Physics, SSDM Special Issue Part 1, pp. 3307-3316, Apr. 2006.
16. S. Cheemalavagu, P. Korkmaz, and K. V. Palem, "Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship," in Proc. of the International Conference on Solid State Devices and Materials, Tokyo, Japan, Sept. 2004, pp. 402-403.
17. K. V. Palem and B. E. S. Akgul, "The explicit use of probability in CMOS designs and the ITRS roadmap: From ultra-low energy computing to a probabilistic era of Moore's law for CMOS," SRC, Cavins Corner, Tech. Rep., Sept. 2005.
18. P. Korkmaz and K. V. Palem, "The inverse error function and its asymptotic "order" of growth using O and ω," Georgia Institute of Technology, Tech. Rep. CREST-TR-06-02-01, Feb. 2006.
19. S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani, "A probabilistic CMOS switch and its realization by exploiting noise," Proc. of IFIP International Conference on VLSI SoC, Oct. 2005.
20. K. V. Palem, B. E. Akgul, and J. George, "Variable scaling for computing elements," Invention Disclosure, Atlanta, GA, Feb. 2006.
21. K.-U. Stein, "Noise-induced error rate as a limiting factor for energy per operation in digital ICs," IEEE J. Solid-State Circuits, vol. 12, pp. 527-530, Oct. 1977.
22. M. Lu, Arithmetic and Logic in Computer Systems. Hoboken, NJ: John Wiley & Sons, Inc., 2004.
23. C. Oliver and S. Quegan, Understanding Synthetic Aperture Radar Images. Raleigh, NC: SciTech Publishing, 2004.
24. L. B. Kish, "End of Moore's law: Thermal (noise) death of integration in micro and nano electronics," Physics Letters A, vol. 305, pp. 144-149, Dec. 2002.
25. M. Elgamel and M. Bayoumi, "Interconnect noise analysis and optimization in deep submicron technology," IEEE Circuits and Systems Magazine, vol. 3, no. 4, pp. 6-17, 2003.
26. S. Cheemalavagu, P. Korkmaz, and K. V. Palem, "Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship," in Proc. of The 2004 International Conference on Solid State Devices and Materials, Tokyo, Japan, Sept. 2004, pp. 402-403.
27. K. Nepal, R. Bahar, J. Mundy, W. Patterson, and A. Zaslavsky, "Designing logic circuits for probabilistic computation in the presence of noise," in Proc. of Design Automation Conference, June 2005, pp. 486-490.
28. M. Allam and M. Elmasry, "Low power implementation of fast addition algorithms," in Proc. of IEEE Canadian Conference on Electrical and Computer Engineering, 1998, vol. 2, May 1998, pp. 645-647.