Write activity reduction on non-volatile main memories for embedded chip multiprocessors

Transactions on Embedded Computing Systems

Volumn 12, Issue 3, 2013, Pages

  Hu, Jingtong ^a   Xue, Chun Jason ^b   Zhuge, Qingfeng ^c   Tseng, Wei Che ^a   Sha, Edwin H M ^c  

^a The University of Texas at Dallas   (United States)

^b CITY UNIVERSITY OF HONG KONG   (Hong Kong)

^c CHONGQING UNIVERSITY   (China)

Author keywords

CMP; Data migration; Data recomputation; Flash memory; Magnetic RAM (MRAM); Non volatile memory (NVM); Phase change memory (PCM); Scheduling; SPM

Indexed keywords

CMP; DATA MIGRATION; MAGNETIC RAMS; NON-VOLATILE MEMORY; PHASE CHANGE MEMORY (PCM); RECOMPUTATION; SPM;

DATA STORAGE EQUIPMENT; ENERGY UTILIZATION; FLASH MEMORY; MICROPROCESSOR CHIPS; MRAM DEVICES; SCHEDULING; SEMICONDUCTOR DEVICE MANUFACTURE;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84878513350     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/2442116.2442127     Document Type: Article

References (62)

1. BAIOCCHI, J. AND CHILDERS, B. 2009. Heterogeneous code cache: Using scratchpad and main memory in dynamic binary translators. In Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC'09). 744-749.
2. BANAKAR, R., STEINKE, S., LEE, B.-S., BALAKRISHNAN, M., AND MARWEDEL, P. 2002. Scratchpad memory: Design alternative for cache on-chip memory in embedded systems. In Proceedings of the 10th International Symposium on Hardware/Software Codesign (CODES'02). 73-78.
3. BECKMANN, B. M. AND WOOD, D. A. 2004. Managing wire delay in large chip-multiprocessor caches. In Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'37). 319-330.
4. CHANG, Y.-H., JEN-WEI, H., AND KUO, T.-W. 2007. Endurance enhancement of flash-memory storage systems: An efficient static wear leveling design. In Proceedings of the 44th Annual Design Automation Conference (DAC'07). 212-217.
5. CHANG, Y.-H. AND KUO, T.-W. 2009. A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems. In Proceedings of the 46th Annual Design Automation Conference (DAC'09). 858-863.
6. CHEN, G., OZTURK, O., KANDEMIR, M., AND KARAKOY, M. 2006. Dynamic scratch-pad memory management for irregular array access patterns. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'06). 931-936.
7. CHEN, Y.,WANG, X., LI, H., LIU, H., AND DIMITROV, D. 2008. Design margin exploration of spin-torque transfer ram (spram). In Proceedings of the International Symposium on Quality Electronic Design (ISQED'08). 684-690.
8. DHIMAN, G., AYOUB, R., AND ROSING, T. 2009. Pdram: A hybrid pram and dram main memory system. In Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC'09) 664-669.
9. DONG, X., JOUPPI, N. P., AND XIE, Y. 2009. Pcramsim: System-level performance, energy, and area modeling for phase-change ram. In Proceedings of the International Conference on Computer-Aided Design (ICCAD'09). 269-275.
10. DONG, X., WU, X., SUN, G., XIE, Y., LI, H., AND CHEN, Y. 2008. Circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement. In Proceedings of the 45th Annual Design Automation Conference (DAC'08). 554-559.
11. EISLEY, N., PEH, L.-S., AND SHANG, L. 2008. Leveraging on-chip networks for data cache migration in chip multiprocessors. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT'08). 197-207.
12. FERREIRA, A. P., ZHOU, M., BOCK, S., CHILDERS, B., MELHEM, R., AND MOSSE, D. 2010. Increasing pcm main memory lifetime. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'10). 914-919.
13. FREDMAN, M. L. AND TARJAN, R. E. 1987. Fibonacci heaps and their uses in improved network optimization algorithms. J. ACM 34, 596-615.
14. HOFSTEE, H. P. 2005. Power efficient processor architecture and the cell processor. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'05). 258-262.
15. HU, J., TSENG, W.-C., XUE, C. J., ZHUGE, Q., ZHAO, Y., AND SHA, E. H.-M. 2011a. Write activity minimization for non-volatile main memory via scheduling and recomputation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 4, 584-592.
16. HU, J., XUE, C. J., TSENG, W.-C., HE, Y., QIU, M., AND SHA, E. H.-M. 2010. Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation. In Proceedings of the 47th Annual Design Automation Conference (DAC'10). 350-355.
17. HU, J., XUE, C. J., TSENG, W.-C., ZHUGE, Q., AND SHA, E. H.-M. 2010. Minimizing write activities to non-volatile memory via scheduling and recomputation. In Proceedings of the 8th IEEE Symposium on Application Specific Processors (SASP'10). 7-12.
18. HU, J., XUE, C. J., ZHUGE, Q., TSENG, W.-C., AND SHA, E. H.-M. 2011b. Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition.
19. HUANG, Y., LIU, T., AND XUE, C. 2011. Register allocation for write activity minimization on non-volatile main memory. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'11).
20. JOO, Y., CHOI, Y., PARK, C., CHUNG, S. W., CHUNG, E.-Y., AND CHANG, N. 2006. Demand paging for onenandTM flash execute-in-place. In Proceedings of the Internatinal Conference on Hardware/Software Codesign and System Synthesis. 229-234.
21. JOO, Y.,NIU, D.,DONG, X., SUN, G., CHANG, N., AND XIE, Y. 2010. Energy-and endurance-aware design of phase change memory caches. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'10). 136-141.
22. KANDEMIR, M., CHEN, G., LI, F., AND DEMIRKIRAN, I. 2005. Using data replication to reduce communication energy on chip multiprocessors. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'05). 769-772.
23. KANDEMIR, M. AND CHOUDHARY, A. 2002. Compiler-directed scratch pad memory hierarchy design and management. In Proceedings of the 39th Annual Design Automation Conference (DAC'02). 628-633.
24. KANDEMIR, M., KADAYIF, I., AND SEZER, U. 2001. Exploiting scratch-pad memory using presburger formulas. In Proceedings of the 14th International Symposium on Systems Synthesis (ISSS'01). 7-12.
25. KANDEMIR, M., RAMANUJAM, J., AND CHOUDHARY, A. 2002. Exploiting shared scratch pad memory space in embedded multiprocessor systems. In Proceedings of the 39th Annual Design Automation Conference (DAC'02). 219-224.
26. KANDEMIR, M., RAMANUJAM, J., IRWIN, J., VIJAYKRISHNAN, N., KADAYIF, I., AND PARIKH, A. 2001. Dynamic management of scratch-pad memory space. In Proceedings of the 38th Annual Design Automation Conference (DAC'01). 690-695.
27. KANDEMIR, M. T., RAMANUJAM, J., IRWIN, M. J., VIJAYKRISHNAN, N., KADAYIF, I., AND PARIKH, A. 2004. A compilerbased approach for dynamically managing scratch-pad memories in embedded systems. IEEE Trans. on CAD of Integrated Circuits and Systems 23, 2, 243-260.
28. KANEKO, S., KONDO, H., MASUI, N., ISHIMI, K., ITOU, T., SATOU, M., OKUMURA, N., TAKATA, Y., TAKATA, H., SAKUGAWA, M., HIGUCHI, T., OHTANI, S., SAKAMOTO, K., ISHIKAWA, N., NAKAJIMA, M., IWATA, S., HAYASE, K., NAKANO, S., NAKAZAWA, S., YAMADA, K., AND SHIMIZU, T. 2004. A 600-mhz single-chip multiprocessor with 4.8-gb/s internal shared pipelined bus and 512-kb internal memory. IEEE Journal of Solid-State Circuits 39, 1, 184-193.
29. KANELLOS, M. 2007. Ibm changes directions in magnetic memory. http://news.cnet.com/IBM-changesdirections-in-magnetic-memory/2100-1004 3-6203198.
30. KANG, D.-H., LEE, J.-H., KONG, J.,HA, D., YU, J., UM, C., PARK, J., YEUNG, F.,KIM, J., PARK, W., JEON, Y., LEE, M., SONG, Y., OH, J., JEONG, G., AND JEONG, H. 2008. Two-bit cell operation in diode-switch phase change memory cells with 90nm technology. In Proceedings of the Symposium on VLSI Technology. 98-99.
31. KOC, H., KANDEMIR, M., ERCANLI, E., AND OZTURK, O. 2007. Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors. In Proceedings of the 44th Annual Design Automation Conference (DAC'07). 224-229.
32. LEE, B. C., IPEK, E.,MUTLU, O., AND BURGER, D. 2009. Architecting phase change memory as a scalable dram alternative. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA'09).
33. LEE, C., POTKONJAK, M., AND MANGIONE-SMITH,W. H. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO'97). 330-335.
34. LEE, K. AND ORAILOGLU, A. 2008. Application specific non-volatile primary memory for embedded systems. In Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. 31-36.
35. LI, H. AND CHEN, Y. 2009. An overview of non-volatile memory technology and the implication for tools and architectures. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'09). 731-736.
36. LI, J., NDAI, P., GOEL, A., LIU, H., AND ROY, K. 2009. An alternate design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit/architecture perspective. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'09). 841-846.
37. LIAO, G. 1994. A comparative study of dsp multiprocessor list scheduling heuristics. In Proceedings of the 27th Annual Hawaii International Conference on System Sciences.
38. LIU, T., XUE, C., ZHAO, Y., AND LI, M. 2011. Power-ware variable partitioning for dsps with hybrid pram and dram main memory. In Proceedings of the 48th Annual Design Automation Conference (DAC'11).
39. MANGALAGIRI, P., SARPATWARI, K., YANAMANDRA, A., NARAYANAN, V., XIE, Y., IRWIN, M. J., AND KARIM, O. A. 2008. A low-power phase change memory based hybrid cache architecture. In Proceedings of the 18th ACM Great Lakes symposium on VLSI (GLSVLSI'08). 395-398.
40. OZTURK, O.,KANDEMIR,M., AND KOLCU, I. 2006. Shared scratch-pad memory space management. In Proceedings of the 7th International Symposium on Quality Electronic Design (ISQED'06). 576-584.
41. OZTURK, O., KANDEMIR, M., AND NARAYANAN, S. H. K. 2008. A scratch-pad memory aware dynamic loop scheduling algorithm. In Proceedings of the 9th International Symposium on Quality Electronic Design (ISQED'08). 738-743.
42. PARK, C., LIM, J., KWON, K., LEE, J., AND MIN, S. L. 2004. Compiler-assisted demand paging for embedded systems with flash memory. In Proceedings of the 4th ACM International Conference on Embedded Software (EMSOFT'04). 114-124.
43. PARK, C., SEO, J., BAE, S., KIM, H., KIM, S., AND KIM, B. 2003. A low-cost memory architecture with nand xip for mobile embedded systems. In Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'03). 138-143.
44. PARK, H., FAN, K., MAHLKE, S. A., OH, T., KIM, H., AND KIM, H.-S. 2008. Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT'08). 166-176.
45. PARK, S.-Y., JUNG, D., KANG, J.-U., KIM, J.-S., AND LEE, J. 2006. Cflru: A replacement algorithm for flash memory. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'06). 234-241.
46. QURESHI, M. K., SRINIVASAN, V., AND RIVERS, J. A. 2009. Scalable high performance main memory system using phase-change memory technology. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA'09). 24-33.
47. ROBERTS, D., KGIL, T., AND MUDGE, T. N. 2009. Using non-volatile memory to save energy in servers. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'09). 743-748.
48. SHI, L., XUE, C. J., HU, J., TSENG, W.-C., AND SHA, E. H.-M. 2010. Write activity reduction on flash main memory via smart victim cache. In Proceedings of the 20th ACM/IEEE Great Lakes Symposium on VLSI (GLVLSI'10). 91-94.
49. SUHENDRA, V.,MITRA, T., ROYCHOUDHURY, A., AND CHEN, T. 2005. Wcet centric data allocation to scratchpad memory. In Proceedings of the 26th IEEE International Real-Time Systems Symposium (RTSS'05). 223-232.
50. SUHENDRA, V., RAGHAVAN, C., AND MITRA, T. 2006. Integrated scratchpad memory optimization and task scheduling for mpsoc architectures. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'06). 401-410.
51. TSENG, W.-C., XUE, C. J., ZHUGE, Q., HU, J., AND SHA, E. H.-M. 2010. Optimal scheduling to minimize non-volatile memory access time with hardware cache. In Proceedings of the VLSI-SOC'10. 131-136.
52. UDAYAKUMARAN, S. AND BARUA, R. 2003. Compiler-decided dynamic memory allocation for scratch-pad based embedded systems. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'03). 276-286.
53. WILLIAMS, I. 2009. Phase change memory is another step closer. http://www.hpcwire.com/news/Phase-Change-Memory-is-Another-Step-Closer.html
54. WU, M. AND ZWAENEPOEL, W. 1994. Envy: A non-volatile, main memory storage system. ACM SIGOPS Operating System Revew 28, 5, 86-97.
55. WU, P.-L., CHANG, Y.-H., AND KUO, T.-W. 2009. A file-system-aware ftl design for flash-memory storage systems. In Proceedings of the ACM/IEEE Design, Automation and Test in Europe (DATE'09). 393-398.
56. WU, X., LI, J., ZHANG, L., SPEIGHT, E., RAJAMONY, R., AND XIE, Y. 2009. Hybrid cache architecture with disparate memory technologies. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09). 34-45.
57. WU, X., LI, J., ZHANG, L., SPEIGHT, E., AND XIE, Y. 2009. Power and performance of read-write aware hybrid caches with non-volatile memories. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'09). 737-742.
58. YEUNG, F. AND et al. 2005. ge2sb2te5 confined structures and integration of 64mb phase-change random access memory. Japanese Journal of Applied Physics, 2691-2695.
59. ZHANG, W. AND LI, T. 2009. Exploring phase change memory and 3d die-stacking for power/thermal friendly, fast and durable memory architectures. In Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques (PACT'09). 101-112.
60. ZHOU, P., ZHANG, B., YANG, J., AND ZHANG, Y. 2009. Energy reduction for stt-ram using early write termination. In Proceedings of the IEEE/ACM 2009 International Conference on Computer-Aided Design (ICCAD'09). 264-268.
61. ZHOU, P., ZHAO, B., YANG, J., AND ZHANG, Y. 2009. A durable and energy efficient main memory using phase change memory technology. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA'09). 14-23.
62. ZIVOJNOVIC, V., MARTINEZ, J., SCHLAGER, C., AND MEYR, H. 1994. Dspstone: A dsp-oriented benchmarking methodology. Tech. rep., Aachen Univeristy, Aachen, Germany.