Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 746-751

  Hu, Jingtong ^a   Xue, Chun Jason ^b   Zhuge, Qingfeng ^c   Tseng, Wei Che ^a   Sha, Edwin H M ^a,c  

^a The University of Texas at Dallas   (United States)

^b CITY UNIVERSITY OF HONG KONG   (Hong Kong)

^c HUNAN UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CRITICAL ISSUES; DYNAMIC DATA; DYNAMIC ENERGY; DYNAMIC ENERGY CONSUMPTION; ENERGY EFFICIENT; HIGH DENSITY; LEAKAGE ENERGIES; LEAKAGE POWER; LEAKAGE POWER CONSUMPTION; LOW-POWER CONSUMPTION; MEMORY ACCESS TIME; NON-VOLATILE MEMORIES; ON CHIP MEMORY; ON CHIPS; SCRATCH PAD MEMORY; SMALL AREA; SUBMICRON; TECHNOLOGY SCALING;

ALGORITHMS; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ENERGY UTILIZATION; MEMORY ARCHITECTURE; SOFTWARE TESTING;

STATIC RANDOM ACCESS STORAGE;

EID: 79957545701     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (34)

1. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad memory: design alternative for cache on-chip memory in embedded systems," in CODES '02, 2002, pp. 73-78.
2. X. Wu, J. Li, L. Zhang, E. Speight, and Y. Xie, "Power and performance of read-write aware hybrid caches with non-volatile memories," in DATE '09, 2009, pp. 737-742.
3. P. Mangalagiri, K. Sarpatwari, A. Yanamandra, V. Narayanan, Y. Xie, M. J. Irwin, and O. A. Karim, "A low-power phase change memory based hybrid cache architecture," in GLSVLSI '08, 2008, pp. 395-398.
4. X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen, "Circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement," in DAC '08, 2008, pp. 554-559.
5. X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, "Hybrid cache architecture with disparate memory technologies," in ISCA '09, 2009, pp. 34-45.
6. Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang, , and Y. Xie, "Energy- and endurance-aware design of phase change memory caches," in DATE '10, 2010, pp. 136-141.
7. O. Avissar, R. Barua, and D. Stewart, "An optimal memory allocation scheme for scratch-pad-based embedded systems," ACM Trans. Embed. Comput. Syst., vol. 1, no. 1, pp. 6-26, 2002.
8. S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems," in CASES '03, 2003, pp. 276-286.
9. A. Dominguez, S. Udayakumaran, and R. Barua, "Heap data allocation to scratch-pad memory in embedded systems," J. Embedded Comput., vol. 1, no. 4, pp. 521-540, 2005.
10. S. Udayakumaran, A. Dominguez, and R. Barua, "Dynamic allocation for scratch-pad memory using compile-time decisions," ACM Trans. Embed. Comput. Syst., vol. 5, no. 2, pp. 472-511, 2006.
11. M. Kandemir, J. Ramanujam, J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh, "Dynamic management of scratch-pad memory space," in DAC '01, 2001, pp. 690-695.
12. O. Ozturk, M. Kandemir, and I. Kolcu, "Shared scratch-pad memory space management," in ISQED '06, 2006, pp. 576-584.
13. G. Chen, O. Ozturk, M. Kandemir, and M. Karakoy, "Dynamic scratch-pad memory management for irregular array access patterns," in DATE '06, 2006, pp. 931-936.
14. L. Xue, M. Kandemir, G. Chen, and T. Yemliha, "Spm conscious loop scheduling for embedded chip multiprocessors," in ICPADS '06, 2006, pp. 391-400.
15. O. Ozturk, M. Kandemir, and S. H. K. Narayanan, "A scratch-pad memory aware dynamic loop scheduling algorithm," in ISQED '08, 2008, pp. 738-743.
16. P. R. Panda, N. D. Dutt, and A. Nicolau, "Efficient utilization of scratch-pad memory in embedded processor applications," in EDTC '97, 1997, p. 7.
17. H. Takase, H. Tomiyama, and H. Takada, "Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems," in DATE '10, 2010, pp. 1124-1129.
18. S. Steinke, L. Wehmeyer, B. Lee, and P. Marwedel, "Assigning program and data objects to scratchpad for energy reduction," in DATE '02, 2002, p. 409.
19. M. Kandemir, M. J. Irwin, G. Chen, and I. Kolcu, "Banked scratch-pad memory management for reducing leakage energy consumption," in ICCAD '04. IEEE Computer Society, 2004, pp. 120-124.
20. G. Chen and M. Kandemir, "Dataflow analysis for energy-efficient scratch-pad memory management," in ISLPED '05, 2005, pp. 327-330.
21. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in ISCA '09, 2009.
22. G. Dhiman, R. Ayoub, and T. Rosing, "Pdram: a hybrid pram and dram main memory system," in DAC '09, 2009, pp. 664-469.
23. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology," in ISCA '09, 2009, pp. 24-33.
24. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha, "Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation," in DAC '10, 2010, pp. 350-355.
25. J. Hu, C. J. Xue, W.-C. Tseng, Q. Zhuge, and E. H.-M. Sha, "Minimizing write activities to non-volatile memory via scheduling and recomputation," in SASP '10, 2010, pp. 7-12.
26. J. Hu, W.-C. Tseng, C. J. Xue, Q. Zhuge, Y. Zhao, and E. H.-M. Sha, "Write activity minimization for non-volatile main memory via scheduling and recomputation," IEEE Transaction on COMPUTER-AIDED DESIGN of Integrated Circuits and Systems, 2011.
27. L. Shi, C. J. Xue, J. Hu, W.-C. Tseng, and E. H.-M. Sha, "Write activity reduction on flash main memory via smart victim cache," in GLVLSI '10, 2010, pp. 91-94.
28. W.-C. Tseng, C. J. Xue, Q. Zhuge, J. Hu, and E. H.-M. Sha, "Optimal scheduling to minimize non-volatile memory access time with hardware cache," in VLSI-SOC '10, 2010, pp. 131-136.
29. Y. Chen, H. Li, X. Wang, W. Zhu, W. Xu, and T. Zhang, "A nondestructive self-reference scheme for spin-transfer torque random access memory (stt-ram)," in DATE '10, 2010, pp. 148-153.
30. A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Mossé, "Increasing pcm main memory lifetime," in DATE '10, 2010, pp. 914-919.
31. K. C. Chun, P. Jain, and C. H. Kim, "A 0.9v, 65nm logic-compatible embedded dram with >1ms data retention time and 53% less static power than a power-gated sram," in ISLPED '09, 2009, pp. 119-120.
32. Y. Xie, G. H. Loh, B. Black, and K. Bernstein, "Design space exploration for 3d architectures," J. Emerg. Technol. Comput. Syst., vol. 2, no. 2, pp. 65-103, 2006.
33. X. Dong, N. P. Jouppi, and Y. Xie, "Pcramsim: System-level performance, energy, and area modeling for phase-change ram," in ICCAD '09, 2009, pp. 269-275.
34. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "Mibench: A free, commercially representative embedded benchmark suite," in WWC '01, 2001, pp. 3-14.