-
1
-
-
63549143378
-
Leveraging on-chip networks for data cache migration in chip multiprocessors
-
Toronto, Ontario, Canada
-
N. Eisley, L.-S. Peh, and L. Shang. Leveraging on-chip networks for data cache migration in chip multiprocessors. In PACT '08, pages 197-207, Toronto, Ontario, Canada, 2008.
-
(2008)
PACT '08
, pp. 197-207
-
-
Eisley, N.1
Peh, L.-S.2
Shang, L.3
-
2
-
-
27644567646
-
Power efficient processor architecture and the cell processor
-
San Francisco, California, USA
-
H. P. Hofstee. Power efficient processor architecture and the cell processor. In HPCA '05, pages 258-262, San Francisco, California, USA, 2005.
-
(2005)
HPCA '05
, pp. 258-262
-
-
Hofstee, H.P.1
-
3
-
-
77956195523
-
Using data replication to reduce communication energy on chip multiprocessors
-
Shanghai, China
-
M. Kandemir, G. Chen, F. Li, and I. Demirkiran. Using data replication to reduce communication energy on chip multiprocessors. In ASP-DAC '05, pages 769-772, Shanghai, China, 2005.
-
(2005)
ASP-DAC '05
, pp. 769-772
-
-
Kandemir, M.1
Chen, G.2
Li, F.3
Demirkiran, I.4
-
4
-
-
0742303640
-
A 600-mhz single-chip multiprocessor with 4.8-gb/s internal shared pipelined bus and 512-kb internal memory
-
Jan.
-
S. Kaneko and etc. A 600-mhz single-chip multiprocessor with 4.8-gb/s internal shared pipelined bus and 512-kb internal memory. IEEE Journal of Solid-State Circuits, 39(1):184-193, Jan. 2004.
-
(2004)
IEEE Journal of Solid-State Circuits
, vol.39
, Issue.1
, pp. 184-193
-
-
Kaneko, S.1
-
6
-
-
51949114502
-
Two-bit cell operation in diode-switch phase change memory cells with 90nm technology
-
D.-H. Kang and etc. Two-bit cell operation in diode-switch phase change memory cells with 90nm technology. In Symposium on VLSI Technology, pages 98-99, 2008.
-
(2008)
Symposium on VLSI Technology
, pp. 98-99
-
-
Kang, D.-H.1
-
7
-
-
34547317963
-
Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors
-
San Diego, California
-
H. Koc, M. Kandemir, E. Ercanli, and O. Ozturk. Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors. In DAC '07, pages 224-229, San Diego, California, 2007.
-
(2007)
DAC '07
, pp. 224-229
-
-
Koc, H.1
Kandemir, M.2
Ercanli, E.3
Ozturk, O.4
-
8
-
-
63349094621
-
Application specific non-volatile primary memory for embedded systems
-
Atlanta, GA, USA
-
K. Lee and A. Orailoglu. Application specific non-volatile primary memory for embedded systems. In CODES/ISSS '08, pages 31-36, Atlanta, GA, USA, 2008.
-
(2008)
CODES/ISSS '08
, pp. 31-36
-
-
Lee, K.1
Orailoglu, A.2
-
9
-
-
64549095203
-
An alternate design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit/architecture perspective
-
Yokohama, Japan
-
J. Li, P. Ndai, A. Goel, H. Liu, and K. Roy. An alternate design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit/architecture perspective. In ASP-DAC '09, pages 841-846, Yokohama, Japan, 2009.
-
(2009)
ASP-DAC '09
, pp. 841-846
-
-
Li, J.1
Ndai, P.2
Goel, A.3
Liu, H.4
Roy, K.5
-
10
-
-
1142275612
-
A low-cost memory architecture with nand xip for mobile embedded systems
-
Newport Beach, CA, USA
-
C. Park, J. Seo, S. Bae, H. Kim, S. Kim, and B. Kim. A low-cost memory architecture with nand xip for mobile embedded systems. In CODES+ISSS '03, pages 138-143, Newport Beach, CA, USA, 2003.
-
(2003)
CODES+ISSS '03
, pp. 138-143
-
-
Park, C.1
Seo, J.2
Bae, S.3
Kim, H.4
Kim, S.5
Kim, B.6
-
11
-
-
70350075829
-
Using non-volatile memory to save energy in servers
-
Nice Acropolis, France
-
D. Roberts, T. Kgil, and T. N. Mudge. Using non-volatile memory to save energy in servers. In DATE '09, pages743-748, Nice Acropolis, France, 2009.
-
(2009)
DATE '09
, pp. 743-748
-
-
Roberts, D.1
Kgil, T.2
Mudge, T.N.3
-
13
-
-
70350516963
-
Optimizing scheduling and intercluster connection for application-specific dsp processors
-
C. Q. Xu, C. J. Xue, J. Hu, and E. H.-M. Sha. Optimizing scheduling and intercluster connection for application-specific dsp processors. IEEE TSP, 57(11):4538-4547, 2009.
-
(2009)
IEEE TSP
, vol.57
, Issue.11
, pp. 4538-4547
-
-
Xu, C.Q.1
Xue, C.J.2
Hu, J.3
Sha, E.H.-M.4
-
14
-
-
77949483189
-
Iterational retiming with partitioning: Loop scheduling with complete memory latency hiding
-
C. J. Xue, J. Hu, Z. Shao, and E. Sha. Iterational retiming with partitioning: Loop scheduling with complete memory latency hiding. ACM TECS, 9(3):1-26, 2010.
-
(2010)
ACM TECS
, vol.9
, Issue.3
, pp. 1-26
-
-
Xue, C.J.1
Hu, J.2
Shao, Z.3
Sha, E.4
-
15
-
-
42949116885
-
Optimized address assignment with array and loop transformations for minimizing schedule length
-
C. J. Xue, Z. Jia, Z. Shao, M. Wang, and E. H.-M. Sha. Optimized address assignment with array and loop transformations for minimizing schedule length. IEEE TCAS, 55(1):379-389, 2008.
-
(2008)
IEEE TCAS
, vol.55
, Issue.1
, pp. 379-389
-
-
Xue, C.J.1
Jia, Z.2
Shao, Z.3
Wang, M.4
Sha, E.H.-M.5
-
16
-
-
34047153263
-
Optimizing address assignment for scheduling dsps with multiple functional units
-
C. J. Xue, Z. Shao, Q. Zhuge, B. Xiao, M. Liu, and E. H.-M. Sha. Optimizing address assignment for scheduling dsps with multiple functional units. IEEE TCAS, 53(9):976-980, 2006.
-
(2006)
IEEE TCAS
, vol.53
, Issue.9
, pp. 976-980
-
-
Xue, C.J.1
Shao, Z.2
Zhuge, Q.3
Xiao, B.4
Liu, M.5
Sha, E.H.-M.6
-
17
-
-
21244464284
-
5 confined structures and integration of 64mb phase-change random access memory
-
5 confined structures and integration of 64mb phase-change random access memory. Japanese Journal of Applied Physics, pages 2691 - 2695, 2005.
-
(2005)
Japanese Journal of Applied Physics
, pp. 2691-2695
-
-
Yeung, F.1
-
18
-
-
70450277571
-
A durable and energy efficient main memory using phase change memory technology
-
Austin, Texas, USA
-
P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A durable and energy efficient main memory using phase change memory technology. In ISCA '09, Austin, Texas, USA, 2009.
-
(2009)
ISCA '09
-
-
Zhou, P.1
Zhao, B.2
Yang, J.3
Zhang, Y.4
|