Power and performance of read-write aware hybrid caches with non-volatile memories

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 737-742

  Xiaoxia, Wu ^a,b   Jian, Li ^a   Lixin, Zhang ^a   Speight, Evan ^a   Yuan, Xie ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS LATENCY; CACHE ARCHITECTURE; CACHE DATA; CACHE DESIGN; CELL DENSITY; FULL SYSTEM SIMULATORS; GEOMETRIC MEAN; HARDWARE SUPPORTS; HIGH DENSITY MEMORY; MAGNETIC RAMS; MEMORY TECHNOLOGY; NON-VOLATILE MEMORIES; NON-VOLATILE MEMORY TECHNOLOGY; PERFORMANCE CHARACTERISTICS; PHASE-CHANGE RAM; POWER CONSUMPTION; POWER REDUCTIONS; SINGLE LEVEL;

CELL MEMBRANES; DESIGN; PHASE CHANGE MEMORY; STATIC RANDOM ACCESS STORAGE; TECHNOLOGY;

CACHE MEMORY;

EID: 70350066513     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. http://hpl.hp.com/research/cacti/.
2. Specjbb2005 (java server bencharmk). In http://www.spec.org/jbb2005.
3. Standard Performance Evaluation Corporation. 2006.
4. G. Atwood and R. Bez. Current status of chalcogenide phase change memory. In Device Research Conference Digest, volume 1, pages 29-33, 2005.
5. D. A. Bader, Y. Li, T. Li, and V. Sachdeva. BioPerf: a benchmark suite to evaluate high-performance computer architecture on bioinformatics applications. In Proceedings of the 2005 IEEE international symposium on workload characterization, pages 163-173, 2005.
6. D. Bailey, J. Barton, T. Lasinski, and H. Simon. The NAS parallel benchmarks. In Technical report RNR-91-002 revision2, pages 453-464, 1991.
7. B. M. Beckmann and D. A. Wood. Managing wire delay in large chip-multiprocessor caches. In MICRO, pages 319-330, 2004.
8. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, October 2008.
9. Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Optimizing replication, communication, and capacity allocation in CMPs. SIGARCH Comput. Archit. News, 33(2):357-368, 2005.
10. L. Chung. Cell design considerations for phase change memory as a universal memory. In VLSI-TSA, pages 132-133, 2008.
11. X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen. Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement. In DAC, pages 554-559, 2008.
12. M. Hosomi, H. Yamagishi, T. Yamamoto, and et al. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. In International Electron Devices Meeting, pages 459-462, 2005.
13. C. Kim, D. Burger, and S. W. Keckler. An adaptive, nonuniform cache structure for wire-delay dominated on-chip caches. In ASPLOS-X, pages 211-222, 2002.
14. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: characterization and methodological considerations. SIGARCH Comput. Archit. News, 23(2):24-36, 1995.