PCRAMsim: System-level performance, energy, and area modeling for phase-change RAM

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2009, Pages 269-275

  Dong, Xiangyu ^a   Jouppi, Norman P ^b   Xie, Yuan ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FAST READ; HIGH DENSITY; HIGH-LEVEL MODELING; MEMORY SUBSYSTEMS; MEMORY TECHNOLOGY; NEW DESIGN; NONVOLATILITY; PHASE-CHANGE RAM; PHASE-CHANGE RANDOM ACCESS MEMORY; SYSTEM LEVEL DESIGN; SYSTEM LEVELS; SYSTEM-LEVEL PERFORMANCE;

COMPUTER AIDED DESIGN; PHASE CHANGE MEMORY; RANDOM ACCESS STORAGE; SPACE RESEARCH;

CACHE MEMORY;

EID: 76349091566     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. S. J. Ahn, Y. J. Song, C. W. Jeong, J. M. Shin, Y. Fai, et al. Highly Manufacturable High Density Phase Change Memory of 64Mb and Beyond. In IEDM '04. Proceedings of the 2004 IEEE International Electron Devices Meeting, pages 907-910, 2004.
2. Apple. iPhone Technical Specification. http://www.apple.com/iphone/specs. html.
3. G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, et al. Overview of Candidate Device Technologies for Storage-Class Memory. IBM Journal of Research and Development, 52(4/5), 2008.
4. R. J. Evans and P. D. Franzon. Energy Consumption Modeling and Optimization for SRAM's. IEEE Journal of Solid-State Circuits, 30(5):571-579, 1995.
5. S. Hanzawa, N. Kitai, K. Osada, A. Kotabe, Y. Matsui, et al. A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current. In ISSCC 2007. Proceedings of the 2007 IEEE International Solid-State Circuits Conference, pages 474-616, 2007.
6. International Technology Roadmap for Semiconductors. Process Integration, Devices, and Structures 2007 Edition. http://www.itrs.net/.
7. S. Kang, W.-Y. Cho, B.-H. Cho, K.-J. Lee, C.-S. Lee, et al. A 0.1μm 1.8V 256Mb 66MHz Synchronous Burst PRAM. In ISSCC 2006. Proceedings of the 2006 IEEE International Solid-State Circuits Conference, pages 487-496, 2006.
8. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting Phase Change Memory as a Scalable DRAM Alternative. In ISCA '09. Proceedings of the 36th International Symposium on Computer Architecture, pages 2-13.
9. K.-J. Lee, B.-H. Cho, W.-Y. Cho, S.-B. Kang, B.-G. Choi, et al. A 90 nm 1.8 V 512 Mb Diode-Switch PRAM With 266 MB/s Read Throughput. IEEE Journal of Solid-State Circuits, 43(1):150-162, 2008.
10. M. Mamidipaka and N. Dutt. eCACTI: An Enhanced Power Estimation Model for On-chip Caches. Technical Report TR04-28, Center for Embedded Computer Systems, 2004.
11. P. Mangalagiri, K. Sarpatwari, A. Yanamandra, V. Narayanan, Y. Xie, et al. A Low-Power Phase Change Memory Based Hybrid Cache Architecture. In GLSVLSI '08. Proceedings of the 18th ACM Great Lakes Symposium on VLSI, pages 395-398, 2008.
12. Micron. System Power Calculator. http://www.micron.com/support/part-info/ powercalc.aspx.
13. Y. Moon, Y.-H. Cho, H.-B. Lee, B.-H. Jeong, S.-H. Hyun, et al. 1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with Hybrid-I/O Sense Ampli.er and Segmented Sub-Array Architecture. In ISSCC 2009. Proceedings of the 2009 IEEE International Solid-State Circuits Conference, pages 128-129, 2009.
14. N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. Architecting Efficient Interconnects for Large Caches with CACTI 6.0. IEEE Micro, 28(1):69-79, 2008.
15. F. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravaggi, et al. Novel μTrench Phase-Change Memory Cell for Embedded and Stand-Alone Non-Volatile Memory Applications. In Proceedings of the 2004 Symposium on VLSI Technology, pages 18-19, 2004.
16. A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens, et al. Scaling Analysis of Phase-Change Memory Technology. In IEDM '03. Proceedings of the 2003 IEEE International Electron Devices Meeting, pages 29.6.1-29.6.4, 2003.
17. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable High Performance Main Memory System Using Phase-Change Memory Technology. In ISCA '09. Proceedings of the 36th International Symposium on Computer Architecture, pages 24-33.
18. S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y.-C. Chen, et al. Phase-Change Random Access Memory: A Scalable Technology. IBM Journal of Research and Development, 52(4/5), 2008.
19. E. Seevinck, P. J. van Beers, and H. Ontrop. Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's. IEEE Journal of Solid-State Circuits, 26(4):525-536, 1991.
20. S. Thoziyoor, N. Muralimanohar, J.-H. Ahn, and N. P. Jouppi. CACTI 5.1 Technical Report. Technical Report HPL-2008-20, HP Labs, 2008.
21. D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, et al. DRAMsim: A Memory-System Simulator. SIGARCH Computer Architecture News, 33(4):100-107, 2005.
22. S. J. E. Wilton and N. P. Jouppi. CACTI: An Enhanced Cache Access and Cycle Time Model. IEEE Journal of Solid-State Circuits, 31:677-688, 1996.
23. X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie. Hybrid Cache Architecture with Disparate Memory Technologies. In ISCA '09. Proceedings of the 36th International Symposium on Computer Architecture, pages 34-45.
24. 3 Pseudobinary Amorphous Thin Films for an Optical Disk Memory. Journal of Applied Physics, 69(5):2849-2856, 1991.
25. W. Zhao and Y. Cao. New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration. IEEE Transactions on Electron Devices, 53(11):2816-2823, 2006.