Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 554-559

  Dong, Xiangyu ^a   Wu, Xiaoxia ^a   Sun, Guangyu ^a   Xie, Yuan ^a   Li, Helen ^b   Chen, Yiran ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b SEAGATE TECHNOLOGY   (United States)

Author keywords

3D Stacking; MRAM

Indexed keywords

3D STACKING; DESIGN AUTOMATION CONFERENCE; MAGNETIC RANDOM-ACCESS MEMORY; MRAM;

COMPUTER AIDED DESIGN; COMPUTER NETWORKS; DIGITAL INTEGRATED CIRCUITS; DYNAMIC RANDOM ACCESS STORAGE; FABRICATION; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATION; LOGIC CIRCUITS; MAGNETIC MATERIALS; STATIC RANDOM ACCESS STORAGE; THREE DIMENSIONAL;

RANDOM ACCESS STORAGE;

EID: 51549109199     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555878     Document Type: Conference Paper

References (15)

1. Y. Xie, G. H. Loh, B. Black, and K. Bernstein, "Design space exploration for 3D architectures," J. Emerg. Technol. Comput. Syst., vol. 2, no. 2, pp. 65-103, 2006.
2. M. Hosomi, H. Yamagishi, and T. Yamamoto, "A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram," in International Electron Devices Meeting, 2005, pp. 459-462.
3. T. Kawahara, R. Takemura, and K. Miura, "2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing- Direction Current Read," in IEEE International Solid-State Circuits Conference, 2007, pp. 480-617.
4. W. Zhao, E. Belhaire, and Q. Mistral, "Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design," in IEEE International Behavioral Modeling and Simulation Workshop, 2006, pp. 40-43.
5. B. Bryan, A. Murali, and B. Ned, "Die Stacking (3D) Microarchitecture," in International Symposium on Microarchitecture, 2006, pp. 469-479.
6. G. L. Loi, B. Agrawal, and N. Srivastava, "A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy," in Design Automation Conference, 2006, pp. 991-996.
7. R. Desikan, C. R. Lefurgy, S. W. Keckler, and D. Burger, "On-chip MRAM as a high-bandwidth low-latency replacement for DRAM physical memories," Tech. Rep., 2002.
8. R. Desikan, S. Keckler, and D. Burger, "Assessment of MRAM technology characteristics and architectures," Tech. Rep., 2002.
9. W. Reohr, H. Honigschmid, and R. Robertazzi, "Memories of tomorrow," IEEE Circuits and Device Mag., 2002.
10. T. Maffitt, J. DeBrosse, and J. Gabric, "Design considerations for MRAM," IBM Journal of Research and Development, 2006.
11. M. Oishi, "Spin Injection MRAM main focus at MMM," Tech. Rep., 2007.
12. K. Krewel, "Alpha ev7 processor: A high-performance tradition continues," Microprocessor Report, 2005.
13. D. C. Burger and T. M. Austin, "Simplescalar tool set, version 2.0," in Computer Architecture News, 1997.
14. C. Liu, I. Ganusov, M. Burtscher, and S. Tiwari, "Bridging the processor-memory performance gap with 3d ic technology," IEEE Design and Test of Computers, vol. 22, no. 6, pp. 556-564, 2005.
15. 2 600Mb/sec/pin 512Mb DDR2 SDRAM with vertically folded bitline architecture," in IEEE International Solid-State Circuts Conference, 2001, pp. 382-383.