-
1
-
-
55449122987
-
Overview of candidate device technologies for storageclass memory
-
Sep
-
G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy, "Overview of candidate device technologies for storageclass memory," IBM Journal of Research and Development, vol. 52, no. 4, Sep 2008.
-
(2008)
IBM Journal of Research and Development
, vol.52
, Issue.4
-
-
Burr, G.W.1
Kurdi, B.N.2
Scott, J.C.3
Lam, C.H.4
Gopalakrishnan, K.5
Shenoy, R.S.6
-
2
-
-
58149231291
-
A bipolar-selected phase change memory featuring multi-level cell storage
-
F. Bedeschi, R. Fackenthal, C. Resta, E. M. Donz, M. Jagasivamani, E. C. Buda, F. Pellizzer, D. W. Chow, A. Cabrini, G. M. A. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gastaldi, and G. Casagrande, "A bipolar-selected phase change memory featuring multi-level cell storage," JSSC, vol. 44, 2009.
-
(2009)
JSSC
, vol.44
-
-
Bedeschi, F.1
Fackenthal, R.2
Resta, C.3
Donz, E.M.4
Jagasivamani, M.5
Buda, E.C.6
Pellizzer, F.7
Chow, D.W.8
Cabrini, A.9
Calvi, G.M.A.10
Faravelli, R.11
Fantini, A.12
Torelli, G.13
Mills, D.14
Gastaldi, R.15
Casagrande, G.16
-
5
-
-
84869638248
-
-
"Flex-OneNAND," http://www.samsung.com/global/business/ semiconductor/products/fusionmemory/Products FlexOneNAND.html.
-
-
-
Flex-OneNAND1
-
6
-
-
70350066270
-
-
Technical Note: TrueFFS Wear-Leveling Mechanism(TN-DOC-017), http://www.embeddedfreebsd.org/Documents/TrueFFS Wear Leveling Mechanism.pdf.
-
"Technical Note: TrueFFS Wear-Leveling Mechanism(TN-DOC-017)," http://www.embeddedfreebsd.org/Documents/TrueFFS Wear Leveling Mechanism.pdf.
-
-
-
-
8
-
-
84905495271
-
Real-time garbage collection for flashmemory storage system in embedded systems
-
L.-P. Chang and T.-W. Kuo, "Real-time garbage collection for flashmemory storage system in embedded systems," in ACM Transactions on Embedded Computing Systems, Vol 3, No. 4, 2004.
-
(2004)
ACM Transactions on Embedded Computing Systems
, vol.3
, Issue.4
-
-
Chang, L.-P.1
Kuo, T.-W.2
-
10
-
-
0035506993
-
A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-mb single-level modes
-
Nov
-
T. Cho et al., "A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-mb single-level modes," IEEE Journal of Solid State Circuits, vol. 36, no. 11, Nov 2001.
-
(2001)
IEEE Journal of Solid State Circuits
, vol.36
, Issue.11
-
-
Cho, T.1
-
11
-
-
33846535493
-
The M5 simulator: Modeling networked systems
-
Jul/Aug
-
N. Binkert, R. Dreslinski, L. Hsu, K. Lim, A. Saidi, and S. Reinhardt, "The M5 simulator: Modeling networked systems," IEEE Micro, vol. 26, no. 4, pp. 52-60, Jul/Aug 2006.
-
(2006)
IEEE Micro
, vol.26
, Issue.4
, pp. 52-60
-
-
Binkert, N.1
Dreslinski, R.2
Hsu, L.3
Lim, K.4
Saidi, A.5
Reinhardt, S.6
-
12
-
-
56749179744
-
-
Y. Park, S.-H. Lim, C. Lee, and K. H. Park, Pffs: A scalable flash memory file system for the hybrid architecture of phase-change ram and nand flash, SAC, Mar. 2008.
-
Y. Park, S.-H. Lim, C. Lee, and K. H. Park, "Pffs: A scalable flash memory file system for the hybrid architecture of phase-change ram and nand flash," SAC, Mar. 2008.
-
-
-
|