Integrated scratchpad memory optimization and task scheduling for MPSoC architectures

CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2006, Pages 401-410

  Suhendra, Vivy ^a   Raghavan, Chandrashekar ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

MPSoC; Scheduling; Scratchpad memory; Task mapping

Indexed keywords

MULTIPROCESSOR SYSTEM-ON-CHIP (MPSOC); SCRATCHPAD MEMORY(SPM); TASK MAPPING;

CONFORMAL MAPPING; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; OPTIMIZATION; SCHEDULING; STORAGE ALLOCATION (COMPUTER);

MULTIPROCESSING SYSTEMS;

EID: 34547183989     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176760.1176809     Document Type: Conference Paper

References (23)

1. F. Angiolini, L. Benini, and A. Caprara. Polymonial-time algorithm for on-chip scratchpad memory partitioning. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2003.
2. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, 35(2), 2002.
3. O. Avissar, R. Barua, and D. Stewart. An optimal memory allocation scheme for scratch-pad-based embedded systems. ACM Transactions on Embedded Computing Systems, 1(1), 2002.
4. R. Banakar et al. Scratchpad memory: Design alternative for cache on-chip memory in embedded systems. In International Conference on Hardware-Software Codesign (CODES), 2002.
5. L. Benini, D. Bertozzi, A. Guerri, and M. Milano. Allocation and scheduling for mpsocs via decomposition and no-good generation. In International Joint Conferences on Artificial Intelligence (IJCAI), 2005.
6. K. S. Chatha and R. Vemuri. Hardware-software partitioning and pipelined scheduling of transformative applications. IEEE Transactions on VLSI, 10(3), 2002.
7. A. Dominguez, S. Udayakumaran, and R. Barua. Heap data allocation to scratch-pad memory in embedded systems. Journal of Embedded Computing, 2005.
8. H. P. Hofstee. Power efficient processor architecture and the Cell processor. In International Symposium on High-Performance Computer Architecture (HPCA), 2005.
9. M. Kandemir and N. Dutt. Memory systems and compiler support for mpsoc architectures. In A. Jerraya and W. Wolf, editors, Multiprocessor Systems-on-Chips. Morgan Kaufmann, 2005.
10. M. Kandemir, J. Ramanujam, and A. Choudhury. Exploiting shared scratch pad memory space in embedded multiprocessor systems. In Design Automation Conference (DAC), 2002.
11. S-R. Kuang, C-Y. Chen, and R-Z. Liao. Partitioning and pipelined scheduling of embedded system using integer linear programming. In International Conference on Parallel and Distributed Systems (ICPADS), 2005.
12. Y-K. Kwok and I. Ahmad. Benchmarking and comparison of the task graph scheduling algorithms. Journal of Parallel and Distributed Computing, 59(3), 1999.
13. S. Meftali, F. Gharsalli, F. Rousseau, and A. A. Jerraya. An optimal memory allocation for application-specific multiprocessor system-on-chip. In International Symposium on Systems Synthesis (ISSS), 2001.
14. G. De Micheli, R. Ernst, and W. Wolf. Readings in Hardware/Software Co-Design. Morgan Kaufmann, 2002.
15. R. Niemann and P. Marwedel. Hardware/software partitioning using integer programming. In Design, Automation and Test in Europe (DATE), 1996.
16. O. Ozturk et al. Customized on-chip memories for embedded chip multiprocessors. In Asia and South Pacific Design Automation Conference (ASP-DAC), 2005.
17. O. Ozturk et al. An integer linear programming based approach to simultaneous memory space partitioning and data allocation for chip multiprocessors. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2006.
18. P. R. Panda, N. D. Dutt, and A. Nicolau. Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration. Kluwer Academic Publishers, 1999.
19. P. R. Panda, N. D. Dutt, and A. Nicolau. On chip vs. off chip memory: the data partitioning problem in embedded processor-based systems. ACM Transactions on Design Automation of Electronic Systems (TODAES), 5(3), 2000.
20. J. Sjodin and C. von Platen. Storage allocation for embedded processors. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2001.
21. S. Steinke, L. Wehmeyer, B-S. Lee, and P. Marwedel. Assigning program and data objects to scratchpad for energy reduction. In Design, Automation and Test in Europe (DATE), 2002.
22. F. Sun, N. K. Jha, S. Ravi, and A. Raghunathan. Synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors. In International Conference on VLSI Design, 2005.
23. M. Y Wu and D. D. Gajski. Hypertool: A programming aid for message-passing systems. IEEE Transactions on Parallel and Distributed Systems, 1(3), 1990.