Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 224-229

  Koc, Hakduran ^a   Kandemir, Mahmut ^b   Ercanlit, Ehat ^a   Ozturk, Ozean ^b  

^a SYRACUSE UNIVERSITY   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

CMP; Data recomputation; Scratch pad memory

Indexed keywords

CMP; DATA RECOMPUTATION; EMBEDDED CHIP MULTI-PROCESSOR SYSTEMS; SCRATCH-PAD MEMORY;

COMPUTER ARCHITECTURE; COST EFFECTIVENESS; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; SUPERVISORY AND EXECUTIVE PROGRAMS;

DATA STORAGE EQUIPMENT;

EID: 34547317963     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375157     Document Type: Conference Paper

References (21)

1. Tnetv3010 infrastructure vop gateway solution, http://focus.ti.com.
2. O. Avissar, R. Barua, and D. Stewart. An optimal memory allocation scheme for scratch-pad-based embedded systems. Transactions on Embedded Computing Systems, 1(1):6-26, 2002.
3. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In Proceedings of International Symposium on HW/SW Codesign, Colorado, 2002.
4. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002.
5. M. Kandemir, F. Li, G. Chen, G. Chen, and O. Ozturk. Studying storage-recomputation tradeoffs in memory-constrained embedded processing. In Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany, 2005.
6. M. Kandemir, J. Ramanuiam, and A. Choudhary. Exploiting shared scratch pad memory space in embedded multiprocessor systems. In Proceedings of the Conference on Design automation, New Orleans, Louisiana, 2002.
7. M. Kandemir, J. Ramanujam, M. J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh. A compiler based approach for dynamically managing scratch-pad memories in embedded systems. IEEE Trans. on CAD, 23(2):243-260, 2004.
8. S. Kaneko and et al. A 600mhz single-chip multiprocessor with 4.8gb/s internal shared pipelined bus and 512kb internal memory. IEEE Journal of Solid-State Circuits, 39(1):184- 193, 2004.
9. D. Keitel-Schulz and N. Wehn. Embedded dram development: Technology, physical design, and application issues. IEEE Design and Test, 18(3):7-15, 2001.
10. H. Koc, O. Ozturk, M. Kandemir, S. H. K. Narayanan, and E. Ercanli. Minimizing energy consumption of banked memories using data recomputation. In Proceedings of International Symposium on Low Power Electronics and Design, Tegernsee, Germany, 2006.
11. T. Koyama, K. Inoue, H. Hanaki, M. Yasue, and E. Iwata. A 250-mhz single-chip multiprocessor for audio and video signal processing. IEEE Journal of Solid-State Circuits, 36(11):1768-1774, Nov. 2001.
12. V. Krishnan and J. Torrellas. A chip-multiprocessor architecture with speculative multithreading. IEEE Transactions on Computers, 48(9):866-880, 1999.
13. L. Li, L. Gao, and J. Xue. Memory coloring: A compiler approach for scratchpad memory management. In Proceedings of International Conference on Parallel Architectures and Compilation Techniques, Saint Louis, Missouri, 2005.
14. O. Ozturk, G. Chen, M. Kandemir, and M. Karakoy. An integer linear programming based approach to simultaneous memory space partitioning and data allocation for chip multiprocessors. In Proceedings of the IEEE Annual Symposium on Emerging VLSI Tech. and Arch., Karlsruhe, Germany, 2006.
15. P. R. Panda, N. D. Dutt, and A. Nicolau. Efficient utilization of scratch-pad memory in embeddedprocessor applications. In Proceedings of the European Conference on Design and Test, Paris, France, 1997.
16. P. R. Panda, A. Nicolau, and N. Dutt. Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration. Kluwer Academic Publishers, Norwell, MA, USA, 1998.
17. S. Richardson. Mpoc: a chip multiprocessor for embedded systems. In HP Laboratories Technical Report HPL-2002-186, Palo Alto, CA, USA, 2002.
18. S. F. Smith. Performance of a sals single-chip multiprocessor. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, Las Vegas, Nevada, 2004.
19. S. Steinke, L. Wehmeyer, B. Lee, and P. Marwedel. Assigning program and data objects to scratchpad for energy reduction. In Proceedings of the Conference on Design, Automation and Test in Europe, Paris, France, 2002.
20. S. Udayakumaran and R. Barua. Compiler-decided dynamic memory allocation for scratch-pad based embedded systems. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems, San Jose, California, 2003.
21. M. Verma, K. Petzold, L. Wehmeyer, H. Falk, and P. Marwedel. Scratchpad sharing strategies for multiprocess embedded systems: A first approach. In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia, New York, NY, 2005.