Shared scratch-pad memory space management

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2006, Pages 576-584

  Ozturk, Ozcan ^a   Kandemir, Mahmut ^a   Kolcu, Ibrahim ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SCENARIO; EMBEDDED APPLICATION; MULTI-APPLICATION; MULTIPLE APPLICATIONS; OFF-CHIP MEMORY; SCRATCH PAD MEMORY; SPACE PARTITIONING; STORAGE COMPONENT;

CACHE MEMORY; CODE CONVERTERS;

DIGITAL STORAGE;

EID: 84886733545     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2006.115     Document Type: Conference Paper

References (16)

1. F. Angiolini, L. Benini, and A. Caprara, "Polynomial-time algorithm for on-chip scratchpad memory partitioning," In Proc. of the2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, San Jose, CA, 2003.
2. O. Avissar, R. Barua, and D. Stewart, "An optimal memory allocation scheme for scratch-pad based embedded systems," ACM Transactions on Embedded Computing Systems (TECS), 626, November 2002.
3. R. Banakar, S. Steinke, B. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad Memory: Design Alternative for Cache On-chip Memory in Embedded Systems," In Proc. the 10th International Symposium on Hardware/software Codesign, Estes Park, CO, 2002.
4. F. Catthoor et al, Custom Memory Management Methodology-Exploration of Memory Organization for Embedded Multimedia System Design, Kluwer Academic Publishers, 1998.
5. P. Francesco et al, "An Integrated Hardware/software Approach for Run-time Scratchpad Management," In Proc. the 41st Conference on Design Automation, San Diego, CA, 2004.
6. P. Hanlai, L. Ming, and J. Jing, "Extended Control Flow Graph Based Performance Optimization Using Scratch-Pad Memory," In Proc. of the Design, Automation and Test in Europe Conference, Munich, Germany, 2005.
7. M. Kandemir et al, "Dynamic management of scratch-pad memory space," In Proc. the 38th Conference on Design Automation, Las Vegas, NV, 2001.
8. W. Li, "Compiling for NUMA Parallel Machines," Ph.D. Thesis, Computer Science Department, Cornell University, Ithaca, NY, 1993.
9. P. Marwedel et al, "Fast, predictable and low energy memory references through architecture-aware compilation," In Proc. the 9th Asia and South Pacific Design Automation Conference, Yokohama, Japan.
10. P. R. Panda, N. Dutt, and A. Nicolau, "Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications," In Proc. of the 1997 European Conference on Design and Test, 1997.
11. P. R. Panda, N. Dutt, and A. Nicolau, "Architectural Exploration and Optimization of Local Memory in Embedded Systems," In Proc. of the 10th International Symposium on System Synthesis, Antwerp, Belgium, 1997.
12. SIMICS. http://www.virtutech.com/simics/simics.html.
13. S. Steinke, L.Wehmeyer, B. Lee, and P. Marwedel, "Assigning Program and Data Objects to Scratchpad for Energy Reduction," In Proc. the Conference on Design, Automation and Test in Europe, Paris, France, 2002.
14. M. Verma, L.Wehmeyer, and P. Marwedel, "Cache-Aware Scratchpad Allocation Algorithm," In Proc. the Conference on Design, Automation and Test in Europe, Paris, France, 2004.
15. M. Verma, L. Wehmeyer, and P. Marwedel, "Dynamic overlay of scratchpad memory for energy minimization," In Proc. the 2nd IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, Stockholm, Sweden, 2004.
16. M. Wolfe, High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996.