A scratch-pad memory aware dynamic loop scheduling algorithm

Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008

Volumn , Issue , 2008, Pages 738-743

  Ozturk, Ozcan ^a   Kandemir, Mahmut ^b   Narayanan, Sri Hari Krishna ^b  

^a BILKENT UNIVERSITY   (Turkey)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE CONVERTERS; DATA STORAGE EQUIPMENT; ELECTRONICS ENGINEERING; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; PROGRAM COMPILERS; SECURITY OF DATA; SELF PHASE MODULATION; SINGLE POINT MOORING; STATISTICAL PROCESS CONTROL; SYSTEMS ANALYSIS;

CHIP MULTI PROCESSOR; CHIP MULTI PROCESSORS; CRITICAL ISSUES; DYNAMIC LOOP SCHEDULING; DYNAMIC SCHEDULER; ELECTRONIC DESIGNS; EXPERIMENTAL EVALUATIONS; INTERNATIONAL SYMPOSIUM; LOOP ITERATION; LOOP SCHEDULING; OPTIMIZING COMPILERS; PARALLELIZATION; RUN-TIME; SCRATCH-PAD MEMORIES; SCRATCH-PAD MEMORY;

SCHEDULING;

EID: 49749084020     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2008.4479830     Document Type: Conference Paper

References (21)

1. M. Kandemir, J. Ramanujam, and A. Choudhary. Exploiting shared scratch-pad memory space in embedded multiprocessor systems, In Proc. of DAC, June 2002.
2. F. Angiolini , L. Benini , and A. Caprara. Polynomial-Time Algorithm for On-Chip Scratchpad Memory Partitioning. In Proc. of CASES, San Jose, CA, 2003.
3. O. Avissar , R. Barua , and D. Stewart. An Optimal Memory Allocation Scheme for Scratch-Pad Based Embedded Systems. ACM Transactions on Embedded Computing Systems, 1(1):6-26, November 2002.
4. R.Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad Memory : A Design Alternative for Cache On-chip memory in Embedded Systems. In Proc. of CODES, May 2002.
5. L. Benini, A. Macii, E. Macii, and M. Poncino. Increasing Energy Efficiency of Embedded systems by Application-Specific Memory Hierarchy Generation. IEEE Design & Test of Computers, pages 74-85, April-June, 2000.
6. S. F. Hummel, E. Schonberg, and E. F. Lawrence. Factoring: A Method for Scheduling Parallel Loops. Communications of the ACM, August 1992, 35(8):90-101.
7. M. Kandemir. LODS: Locality-Oriented Dynamic Scheduling for On-Chip Multiprocessors. In Proc. of DAC, June 2004.
8. S.-W Liao, A. Diwan, R. P. Bosch, Jr. and A. Ghuloum, and M. S. Lam. SUIF Explorer: An Interactive and Interprocedural Parallelizer. In Proc. of PPoPP, May, 1999.
9. S. Lucco. A Dynamic Scheduling Method for Irregular Parallel Programs. In Proc. of PLDI, June 1992.
10. E. P. Markatos, T. J. LeBlanc. Using Processor Affinity in Loop Scheduling. IEEE Transactions on Parallel and Distributed Systems, 1994.
11. P. R. Panda, N. D. Dutt, and A. Nicolau. Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In European Design and Test Conference, March 1997.
12. C. D. Polychronopoulous. Parallel Programming and Compilers. Norwell, Massachusetts, Kluwer Academic Publishers.
13. C. D. Polychronopoulous, D. J. Kuck. Guided Self-Scheduling: A Practical Scheduling Scheme for Parallel Supercomputers. IEEE Transactions on Computers, 1987.
14. SIMICS Simulator. http://www.virtutech.com/
15. S. Steinke, L. Wehmeyer, B.-S. Lee, and P. Marwedel. Assigning program and data objects to scratchpad for energy reduction. In Proc. of DATE, 2002.
16. V. Suhendra, C. Raghavan, and T. Mitra. Integrated Scratchpad Memory Optimization and Task Scheduling for MPSoC Architecture. In Proc. of CASES, 2006.
17. T. H. Tzen and L. M. Ni. Dynamic Loop Scheduling on Shared-Memory Multiprocessors. In Proc. of ICPP, Vol. II, 1991, pp. 247-250.
18. T. H. Tzen and L. M. Ni. Trapezoid Self-Scheduling Scheme for Parallel Computers. IEEE Transactions on Parallel and Distributed Systems, 1993.
19. L. Wang, W. Tembe, and S. Pande. A Framework for Loop Distribution on Limited On-Chip Memory Processors. In Proc. of CC, March 2000.
20. M. Wolf, D. Maydan, and D.-K. Chen. Combining Loop Transformations Considering Caches and Scheduling. In Proc. of MICRO, 1996.
21. L. Xue, M. Kandemir, G. Chen, and T. Yemliha. SPM-Conscious Loop Scheduling for Embedded Chip Multiprocessors. In Proc. of ICPADS, July 2006.