Energy reduction for STT-RAM using early write termination

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2009, Pages 264-268

  Zhou, Ping ^a   Zhao, Bo ^a   Yang, Jun ^a   Zhang, Youtao ^a  

^a Learning Research and Development Ctr   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER AIDED DESIGN; ENERGY EFFICIENCY; ENERGY UTILIZATION;

ENERGY OVERHEADS; ENERGY REDUCTION; NOVEL TECHNIQUES; PERFORMANCE PENALTIES; PRACTICAL SCHEMES; SPIN-TORQUE TRANSFER MEMORY; TOTAL ENERGY CONSUMPTION; WRITE CURRENTS;

RANDOM ACCESS STORAGE;

EID: 76349088483     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1687399.1687448     Document Type: Conference Paper

References (27)

1. Y. Chen, X. Wang, H. Li, H. Liu, D. V. Dimitrov, "Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM)," International Symposium on Quality Electronic Design, pp. 684-690, 2008.
2. X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, Y. Chen, "Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) as a Universal Memory Replacement," Design Automation Conference, pp. 554-559, 2008.
3. M. Hosomi et al. "A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching:Spin-RAM" IEEE International Electron Devices Meeting, pp. 459-462, 2005.
4. D. H. Kang, et al., "Two-bit Cell Operation in Diode-Switch Phase Change Memory Cells with 90nm Technology," IEEE Symposium on VLSI Technology Digest of Technical Papers, pp. 98-99, 2008.
5. T. Kawahara et al. "2 Mb SPRAM (SPin-Transfer Torque RAM) with Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read," IEEE Journal of Solid-State Circuits, Vol. 43, No. 1, pp. 109-120, Jan. 2008.
6. S. Lai, T. Lowrey, "OUM - A 180nm Nonvolatile Memory Cell Element Technology for Standalone and Embedded Applications," International Electron Devices Meeting, pp. 36.5.1-36.5.4, 2001.
7. B. C. Lee, E. Ipek, D. Burger "Architecting Phase Change Memory as a Scalable DRAM Alternative," to appear, International Symposium on Computer Architecture, 2009.
8. K. M. Lepak and M. H. Lipasti, "On the Value Locality of Store Instructions," International Symposium on Computer Architecture, pp. 182-191, 2000.
9. K. M. Lepak and M. H. Lipasti, "Silent Stores for Free," International Symposium on Microarchitecture, pp. 22-31, 2000.
10. J. Li, C. Augustine, S. Salahuddin, K. Roy, "Modeling of Failure Probability and Statistical Design of Spin-Torque Transfer Magnetic Random Access Memory (STTMRAM) Array for Yield Enhancement," Design Automation Conference, pp. 278-283, 2008.
11. P. S. Magnusson, et al., "Simics: A full system simulation platform," Computer, 35(2):50-58, 2002.
12. M. Hosomi, et al. "A Novel Nonvolatile Memory With Spin Torque Transfer Magnetization Switching: Spin-RAM," International Electron Devices Meeting, pp. 459-462, 2005.
13. J. P. Singh, W. Weber, A. Gupta. "SPLASH: Stanford Parallel Applications for Shared-Memory". In Computer Architecture News, vol. 20, no. 1, pp 5-44.
14. G. Sun, X. Dong, Y. Xie, J. Li, Y. Chen, "A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs," The 15th International Symposium on High-Performance Computer Architecture, pp. 239-249, 2009.
15. F. Tabrizi, "The Future of Scalable STT-RAM as a Universal Embedded Memory," Embedded.com, February 2007.
16. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, N. P. Jouppi, "CACTI 5.1", http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html, 2008.
17. Y. Xie, G. H. Loh, B. Black, K. Bernstein, "Design space exploration for 3D architectures," ACM Journal on Emerging Technologies in Computing Systems (JETC), pp. 65-103, 2006.
18. 5 Confined Structures and Integration of 64Mb Phase-Change Random Access Memory," Japanese Journal of Applied Physics, pp. 2691-2695, 2005.
19. "The International Technology Roadmap for Semiconductors, Process Integration, Device and Structures," http://www.itrs.net/links/2007itrs/ 2007-chapters/2007-PIDS.pdf 2007.
20. th International Symposium on Computer Architecture, To Appear, 2009.
21. J. G. Zhu, "Magnetoresistive Random AccessMemory: The Path to Competitiveness and Scalability," Proceedings of the IEEE, pp. 1786-1798, 2008.
22. J. M. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective 2nd Edition," Prentice-Hall Electronics And VLSI Series, page 680-681, 2003.
23. K. Miura, et al., "A novel SPRAM (SPin-transfer torque RAM) with a synthetic ferrimagnetic free layer for higher immunity to read disturbance and reducing write-current dispersion," Symposium on VLSI Technology Digest of Technical Papers, pp. 234-235, 2007.
24. J. Hayakawa, et al., "Current-Induced Magnetization Switching in MgO Barrier Magnetic Tunnel Junctions With CoFeB-Based Synthetic Ferrimagnetic Free Layers," IEEE Transactions on Magnetics, Vol. 44, No. 7, pp. 1962-1967, 2008.
25. M. Durlam, et al., "A 1-Mbit MRAM Based on 1T1MTJ Bit Cell Integrated With Copper Interconnects," IEEE Journal of Solid-State Circuits, Vol. 38, No. 5, pp. 769-773, 2003.
26. C. L. Su, et al., "Write Disturbance Modeling and Testing for MRAM," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 16, No. 3, pp. 277-288, 2008.
27. D. Gogl, et al., "A 16-Mb MRAM Featuring Bootstrapped Write Drivers," IEEE Journal of Solid-State Circuits, Vol. 40, No. 4, pp. 902-908, 2005.