Write activity minimization for nonvolatile main memory via scheduling and recomputation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 30, Issue 4, 2011, Pages 584-592

  Hu, Jingtong ^a   Tseng, Wei Che ^a   Xue, Chun Jason ^b   Zhuge, Qingfeng ^c   Zhao, Yingchao ^b   Sha, Edwin H M ^a,c  

^a The University of Texas at Dallas   (United States)

^b CITY UNIVERSITY OF HONG KONG   (Hong Kong)

^c HUNAN UNIVERSITY   (China)

Author keywords

Data recomputation; Flash memory; MRAM; nonvolatile memory; phase change memory; scheduling; SPM

Indexed keywords

COMPLETION TIME; MAGNETIC RANDOM ACCESS MEMORIES; MAIN MEMORY; MRAM; NAND FLASH MEMORY; NON-VOLATILE; NON-VOLATILE MEMORIES; NOR FLASH MEMORY; OPTIMIZATION TECHNIQUES; READ OPERATION; RECOMPUTATION; SPEED-UPS; SPM; WRITE OPERATIONS;

DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; MAGNETIC STORAGE; MRAM DEVICES; OPTIMIZATION; PHASE CHANGE MEMORY; SCHEDULING;

FLASH MEMORY;

EID: 79953103086     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2097307     Document Type: Conference Paper

References (27)

1. GCC, the GNU Compiler Collection [Online]. Available: http://gcc.gnu.org
2. Lindo Systems [Online]. Available: http://www.lindo.com
3. Samsung Corporation. OneNAND Features and Performance [Online]. Available: http://www.samsung.com/global/business/semiconductor/ products/fusionmemory/Products\ OneNAND.html
4. Intel. (2008, Feb.). STmicroelectronics Deliver Industry's First Phase Change Memory Prototypes [Online]. Available: http://www.intel.com/ pressroom/archive/releases/20080206corp.htm
5. L.-P. Chang and T.-W. Kuo, "Efficient management for large-scale Flash-memory storage systems with resource conservation," ACM Trans. Storage, vol. 1, no. 4, pp. 381-418, 2005.
6. Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo, "Endurance enhancement of Flash-memory storage systems: An efficient static wear leveling design," in Proc. 44th Ann. DAC, 2007, pp. 212-217. (Pubitemid 47129956)
7. Y.-H. Chang and T.-W. Kuo, "A commitment-based management strategy for the performance and reliability enhancement of Flash-memory storage systems," in Proc. 46th Annu. DAC, 2009, pp. 858-863.
8. X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen, "Circuit and microarchitecture evaluation of 3-D stacking magnetic RAM (MRAM) as a universal memory replacement," in Proc. 45th Annu. DAC, 2008, pp. 554-559.
9. A. P. Ferreira, B. Childers, R. Melhem, D. Mosse, and M. Yousif, "Using PCM in next-generation embedded space applications," in Proc. 16th IEEE RTAS, Apr. 2010, pp. 153-162.
10. A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Mosse, "Increasing PCM main memory lifetime," in Proc. DATE, 2010, pp. 914-919.
11. R. Graham, "Bounds for certain multiprocessing anomalies," Bell Syst. Tech. J., vol. 45, no. 9, pp. 1563-1581, 1966.
12. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha, "Reducing write activities on non-volatile memories in embedded CMPS via data migration and recomputation," in Proc. 47th DAC, 2010, pp. 350-355.
13. J. Hu, C. Xue, W.-C. Tseng, Q. Zhuge, and E.-M. Sha, "Minimizing write activities to non-volatile memory via scheduling and recomputation," in Proc. IEEE 8th SASP, Jun. 2010, pp. 101-106.
14. Y. Joo, Y. Choi, C. Park, S. W. Chung, E.-Y. Chung, and N. Chang, "Demand paging for OneNAND Flash execute-in-place," in Proc. CODES+ISSS Int. Conf. Hardware/Software Codes. Syst. Synthesis, 2006, pp. 229-234. (Pubitemid 47113041)
15. M. Kandemir, G. Chen, F. Li, and I. Demirkiran, "Using data replication to reduce communication energy on chip multiprocessors," in Proc. ASPDAC, 2005, pp. 769-772.
16. M. Kandemir, J. Ramanujam, and A. Choudhary, "Exploiting shared scratch pad memory space in embedded multiprocessor systems," in Proc. DAC, 2002, pp. 219-224.
17. M. Kanellos. (2007, Aug.). IBM Changes Directions in Magnetic Memory [Online]. Available: http://news.cnet.com/IBM-changes-directionsin- magnetic-memory/2100-1004 3-6203198
18. H. Koc, M. Kandemir, E. Ercanli, and O. Ozturk, "Reducing off-chip memory access costs using data recomputation in embedded chip multiprocessors," in Proc. 44th Annu. DAC, 2007, pp. 224-229. (Pubitemid 47129958)
19. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable dram alternative," in Proc. ISCA, 2009, pp. 2-13.
20. K. Lee and A. Orailoglu, "Application specific non-volatile primary memory for embedded systems," in Proc. 6th IEEE/ACM/IFIP Int. Conf. Hardware/Software CODES/ISSS, Oct. 2008, pp. 31-36.
21. C. Park, J. Seo, S. Bae, H. Kim, S. Kim, and B. Kim, "A low-cost memory architecture with NAND XIP for mobile embedded systems," in Proc. 1st IEEE/ACM/IFIP Int. Conf. Hardware/Software CODES+ISSS, Oct. 2003, pp. 138-143.
22. L. Shi, C. J. Xue, J. Hu, W.-C. Tseng, X. Zhou, and E. H.-M. Sha, "Write activity reduction on Flash main memory via smart victim cache," in Proc. 20th GLSVLSI, 2010, pp. 91-94.
23. V. Suhendra, C. Raghavan, and T. Mitra, "Integrated scratchpad memory optimization and task scheduling for mpsoc architectures," in Proc. 2006 Int. Conf. CASES, 2006, pp. 401-410. (Pubitemid 47113127)
24. W.-C. Tseng, C. Xue, Q. Zhuge, J. Hu, and E.-M. Sha, "Optimal scheduling to minimize non-volatile memory access time with hardware cache," in Proc. 18th IEEE/IFIP Int. Conf. VLSI-SoC, Sep. 2010, pp. 131-136.
25. I. Williams. (2009, Oct.). Phase Change Memory is Another Step Closer [Online]. Available: http://www.hpcwire.com/news/Phase-Change-Memory-is-Another- Step-Closer.html
26. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in Proc. 36th ISCA, 2009, pp. 14-23.
27. V. Zivojnovic, J. M. Velarde, and C. Schlager, "DSPstone: A DSPoriented benchmarking methodology," Aachen Univ. Technol., Aachen, Germany, Tech. Rep., Aug. 1994.