A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 858-863

  Chang, Yuan Hao ^a   Kuo, Tei Wei ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Embedded systems; Flash memory; Performance; Reliability; Secondary storage

Indexed keywords

COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; RANDOM ACCESS STORAGE; RELIABILITY;

ADDRESS TRANSLATION; FLASH MEMORY STORAGE SYSTEMS; MANAGEMENT STRATEGIES; MULTI-LEVEL CELL FLASH MEMORY; PERFORMANCE; PERFORMANCE AND RELIABILITIES; RELIABILITY PROBLEMS; SECONDARY STORAGE;

FLASH MEMORY;

EID: 70350724724     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629911.1630130     Document Type: Conference Paper

References (19)

1. Flash File System. US Patent 540,448. In Intel Corporation.
2. FTL Logger Exchanging Data with FTL Systems. Technical report, Intel Corporation.
3. Flash-memory Translation Layer for NAND flash (NFTL). M-Systems, 1998.
4. Understanding the Flash Translation Layer (FTL) Specification. Technical report, Intel Corporation, Dec 1998.
5. A. Ban. Wear Leveling of Static Areas in Flash Memory. US Patent 6,732,221. M-systems, 2004.
6. A. Ben-Aroya and S. Toledo. Competitive Analysis of Flash-memory Algorithms. In the 14th Conference on Annual European Symposium (ESA), pages 100-111, 2006.
7. L.-P. Chang and T.-W. Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 187-196, 2002.
8. Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo. Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design. In the 44th ACM/IEEE Design Automation Conference (DAC), June 2007.
9. A. O. Company. Yet Another Flash Filing System.
10. R. Dan and R. Singer. Implementing MLC NAND Flash Memory for Cost-Effective, High-capacity Memory. M-Systems, September 2003.
11. DRAMeXchange. Flash Contract Price,http://www.dramexchange.com/, 03 2008.
12. H. Kim and S. Ahn. BPLRU : A Buffer Management Scheme for Improving Random Writes in Flash Storage. In the 6th USENIX Conference on File and Storage Technologies (FAST), pages 239-252, 2008.
13. T.-W. Kuo, Y.-H. Chang, P.-C. Huang, and C.-W. Chang. Special Issues in Flash. In the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2008.
14. J.-H. Lin, Y.-H. Chang, J.-W. Hsieh, T.-W. Kuo, and C.-C. Yang. A NOR Emulation Strategy over NAND Flash Memory. In the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), pages 95-102, 2007.
15. Samsung Electronics. K9GAG08U0M 2G x 8bit NAND Flash Memory Data Sheet, Sep. 2006.
16. M. Spivak and S. Toledo. Storing a Persistent Transactional Object Heap on Flash Memory. In the 2006 ACM Conference on Language, Compilers, and Tool Support for Embedded Systems (LCTES), pages 22-33, 2006.
17. D. Woodhouse. JFFS: The Journalling Flash File System. In Ottawa Linux Symposium, 2001.
18. C.-H. Wu and T.-W. Kuo. An Adaptive Two-level Mnagement for the Flash Translation Layer in Embedded Systems. In the IEEE/ACM Iinternational Conference on Computer-Aided Design (ICCAD), pages 601-606, 2006.
19. S. yeong Park, D. Jung, J. uk Kang, J. soo Kim, and J. Lee. CFLRU: a Replacement Algorithm for Flash Memory. In the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), 2006.