Dynamic scratch-pad memory management for irregular array access patterns

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Chen, G ^a   Ozturk, O ^a   Kandemir, M ^a   Karakoy, M ^b  

^a The Center for Nanotechnology Education and Utilization   (United States)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BASE STATIONS; BUFFER STORAGE; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; HIGH DEFINITION TELEVISION; OPTIMIZATION; PROGRAM COMPILERS; REAL TIME SYSTEMS;

SCRATCH-PAD MEMORY MANAGEMENT (SPM); WIRELESS BASE STATIONS;

STORAGE ALLOCATION (COMPUTER);

EID: 34047150455     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243810     Document Type: Conference Paper

References (17)

1. Arm11 family. http://www.arm.com/products/CPUs/families/ARM11Family.html.
2. Intel application processors, http://developer.intel.com/ design/ pca/applicationsprocessors/.
3. M. J. Absar and F. Catthoor. Compiler-based approach for exploiting scratch-pad in presence of irregular array access. In Proc. Design, Automation and Test in Europe, volume 2, pages 1162-1167, 2005.
4. S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C. W. Tseng. The SUIF compiler for scalable parallel machines. In the Seventh SIAM Conference on Parallel Processing for Scientific Computing, Feb. 1995.
5. T. M. Austin and D. Burger. The simplescalar architectural research tool set. http://www.cs.wisc.edu/~mscalar/simplescalar.html.
6. N. Bellas, I. N. Hajj, C. Polychronopoulos, and G. Stamoulis. Energy and performance improvements in microprocessor design using a loop cache. In International Conference on Computer Design, 1999.
7. L. Benini, A. Macii, E. Macii, and M. Poncino. Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation. In IEEE Design & Test of Computers, Apr. 2000.
8. P. Francesco, P. Marchai, D. Atienza, L. Benini, F. Catthoor, and J. M. Mendias. An integrated hardware/software approach for run-time scratchpad management, pages 238-243, 2004.
9. E. G. Hallnor and S. K. Reinhardt. A fully-associative software-managed cache design. In International Conference on Computer Architecture, 2000.
10. M. Kandemir, J. Ramanujam, M. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh. Dynamic management of scratch-pad memory space. In In Proc. the 38th conference on Design automation, June 2001.
11. L. H. Lee, B. Moyer, and J. Arends. Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In ISLPED, Aug. 1999.
12. P. R. Panda, N. D. Dutt, and A. Nicolau. Efficient utilization of scratch-pad-memory in embedded processor applications. In European Design and Test Conference, Mar. 1997.
13. J. Sias, H. Hunter, and W. Hwu. Enhancing loop buffering of media and telecommunication applications using low-overhead predication. In the Annual International Symposium on Microarchitecture, Dec. 2001.
14. S. Steinke, L. Wehmeyer, B. Lee, and P. Marwedel. Assigning program and data objects to scratchpad for energy reduction. In Proceedings of the conference on Design, automation and test in Europe, page 409, Washington, DC, USA, 2002. IEEE Computer Society.
15. L. Wang, W. Tembe, and S. Pande. Optimizing on-chip memory usage through loop restructuring for embedded processors. In 9th International Conference on Compiler Construction, Mar. 2000.
16. M. Wolf. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, CA, 1996.
17. M. Wolfe. Parallelizing compilers. ACM Comput. Surv., 28(1):261-262, 1996.