Using data replication to reduce communication energy on chip multiprocessors

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2, Issue , 2005, Pages 769-772

  Kandemir, M ^a   Chen, G ^a   Li, F ^a   Demirkiran, I ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b SYRACUSE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; MULTIPROCESSING SYSTEMS;

CHIP MULTIPROCESSOR; COMMUNICATION ENERGY; COMMUNICATION MINIMIZATION; DISTRIBUTED MEMORY; EMBEDDED APPLICATION; INTER PROCESSOR COMMUNICATION; ON-CHIP MULTIPROCESSOR; VIDEO APPLICATIONS;

MEMORY ARCHITECTURE;

EID: 77956195523     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1121013     Document Type: Conference Paper

References (12)

1. Chip Multiprocessing. TTWorld.Com, http://www.itvvorld.com/Comp/1092/ CWSTO54343/
2. L. Benini and G. DeMicheli. Networks on chip: A new SoC paradigm. IEEE Computer, 35(1):70-78, January 2002.
3. F. Desprez, J. Dongarra, F. Rastello, and Y. Robert. Determining the idle time of a tiling: new results. Journal of Information Science and Engineering, 14, 1998.
4. J. Garcia, E. Ayguade, and J. Labarta. A novel approach towards automatic static data distribution. Proceedings of IEEE/ACM Supercompui-ing'95, San Diego, CA. December 1995.
5. K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage. Networks on1 silicon: combining best-effort and guaranteed services. In Proceedings of the Design Automation and Test Conference, March 2002.
6. W. Kelly and W. Pugh. Finding Legal Reordering Transformations Using Mappings. In Proceedings of the Workshop on Languages and Compilers for Parallel Computing, pp. 107-124, 1994.
7. C. H. Koelbel, D. B. Loveman, and R. S Schreiber. The High Performance Fortran Handbook. MIT Press, 1993.
8. MAJC-5200. http://www.sun.com/microelectronics/MAJC/5200wp.html
9. MP98: a mobile processor. http://www.labs.nec.co.jp/MP98/top-e.htm.
10. A. Rogers and K. Pingali. Compiling for distributed memory architectures. IEEE Transactions on Parallel and Distributed Systems, v.5 n.3, pp. 281-298, March 1994.
11. C.-W. Tseng. An optimizing Fortran D compiler for MIMD distributed-memory machines. Ph.D. Thesis, Rice COMP TR93-199, Department of Computer Science, Rice University, January 1993.
12. H.-S. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in- on-chip networks. Proceedings of the 36th International Symposium on Microarchitecture San.Diego, CA. November 2003.