Roving STARs: An integrated approach to on-line testing, diagnosis, and fault tolerance for FPGAs in adaptive computing systems

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2001-January, Issue , 2001, Pages 73-92

  Abramovici, M ^a   Emmert, J M ^b   Stroud, C E ^b  

^a AGERE SYSTEMS   (United States)

^b University of North Carolina at Charlotte   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER CIRCUITS; FAULT DETECTION; FAULT TOLERANT COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; INTEGRATED CONTROL; LOGIC DEVICES; NASA; RECONFIGURABLE HARDWARE; STARS;

ADAPTIVE COMPUTING SYSTEMS; DIAGNOSTIC PROCESS; DIAGNOSTIC RESOLUTION; FAULT TOLERANT TECHNIQUE; INTEGRATED APPROACH; LUCENT TECHNOLOGIES; NORMAL OPERATIONS; ROUTING RESOURCES;

FAULT TOLERANCE;

EID: 84952881229     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2001.937949     Document Type: Conference Paper

References (58)

1. M. Abramovici, M. Breuer and A. Friedman, Digital Systems Testing and Testable Design, IEEE Press, 1994
2. M. Abramovici and C. Stroud, "BIST-Based Test and Diagnosis of FPGA Logic Blocks," IEEE Trans. on VLSI Systems, to appear 2001
3. M. Abramovici, C. Stroud, B. Skaggs and J. Emmert, "Improving On-Line BIST-Based Diagnosis for Roving STARs", Proc. IEEE Intn'l On-Line Test Workshop, 2000
4. M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton and V. Verma, "Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications," Proc. Intn'l. Test Conf., pp.973-982, 1999
5. Altera Corp., http://www.altera.com
6. A. Burress and P. Lala, "On-Line Testable Logic Design for FPGA Implementation", Proc. IEEE Intn'l. Test Conf., pp. 471-478, 1997
7. R. Cuddapah and M. Corba, Reconfigurable Logic for Fault Tolerance, Springer-Verlag, 1995
8. S. Dutt and F. Hanchek, "REMOD: A New Methodology fo Designing Fault-Tolerant Arithmetic Circuits", IEEE Trans. on VLSI Systems, Vol. 5, No. 1, pp. 34-56, 1997.
9. S. Dutt, V. Shanmugavel and S. Trimberger, "Efficient Incremental Rerouting for Fault Re-configuration in Field Programmable Gate Arrays. ACM/IEEE Intn'l Conf. on Computer-Aided Design, pp. 173-177, 1999
10. J. Emmert and D. Bhatia, "Partial Reconfiguration of FP Mapped Designs with Applications to Fault Tolerance, Proc. Intn'l Conf. on Field-Programmable Logic, pp. 141-150, 1997
11. J. Emmert and D. Bhatia, "Incremental Routing in FPGAs, Proc. IEEE Intn'l Application Specific Integrated Circuits Conf., pp. 302-305, 1998
12. J. Emmert, C. Stroud, J. Cheatham, A. M. Taylor, P. Kataria and M. Abramovici, "Performance Penalty for Fault Tolerance in Roving STARs," Proc. Intn'l Conf. on Field Programmable Logic, pp. 545-554, 2000
13. J. Emmert, C. Stroud, B. Skaggs and M. Abramovici, "Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration," Proc. IEEE Symp. on Field-programmable Custom Computing Machines Conf., pp. 165-174, 2000
14. Field Programmable Gate Arrays Data Book, Lucent Technologies, 1998
15. C. Hamilton, "On-Line Testing and Reconfiguration of Field Programmable Gate Arrays", MSEE Thesis, Dept. of Electrical Engineering, Univ. of Kentucky, 2000
16. C. Hamilton, G. Gibson, S. Wijesuriya and C. Stroud, "Enhanced BIST-Based Diagnosis of FPGAs via Boundary Scan Access," Proc. IEEE VLSITest Symp., pp. 413-418, 1999
17. F. Hanchek and S. Dutt, "Methodologies for Tolerating Logic and Interconnect Faults in FPGAs," IEEE Trans. on Computers, Vol. 47, No. 1, pp. 15-33, 1998
18. I. Harris and R. Tessier, "Interconnect Testing in Cluster-Based FPGA Architectures", Proc. ACM/IEEE Design Automation Conf., pp. 49-54, 2000
19. I. Harris and R. Tessier, "Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures", Proc. IEEE Intn'l Conf. on Computer Aided Design, pp. 472-476, 2000
20. N. Hastie and R. Cliff, "The Implementation of Hardware Sub-routines on Field Programmable Gate Arrays," Proc. IEEE Custom Integrated Circuits Conf., pp. 31.4.1-31.4.4, 1990
21. F. Hatori, et al., "Introducing Redundancy in Field Programmable Gate Arrays," Proc. IEEE Custom Integrated Circuits Conf., pp. 7.1.1-7.1.4, 1993
22. N. Howard, A. Tyrrell and N. Allinson, "The Yield Enhancement of Field Programmable Gate Arrays", IEEE Trans. on VLSI Systems, Vol. 2, pp. 115-123, 1994
23. W. Huang and F. Lombardi, "An Approach to Testing Programmable/Configurable Field Programmable Gate Arrays," Proc. IEEE VLSI Test Symp., pp. 450-455, 1996
24. W. Huang, F. Meyer, X. Chen and F. Lombardi, "Testing Configurable LUT-Based FPGAs," IEEE Trans. on VLSI Systems, Vol. 6, No. 2, pp. 276-283, 1998
25. T. Inoue and H. Fujiwara, "Universal Fault Diagnosis for Lookup Table FPGAs," IEEE Design & Test of Computers, Vol. 15, No. 1, 1998
26. C. Jordan and W. Marnane, "Incoming Inspection of FPGAs," Proc. European Test Conf., pp. 371-377, 1993
27. J. Kelly and P. Ivey, "Defect Tolerant SRAM Based FPGAs," Proc. Intn'l. Conf. on Computer Design, pp. 479-482, 1994
28. J. Lach, W. Mangione-Smith and M. Potkonjak, "Low Overhead Fault-Tolerant FPGA Systems," IEEE Trans. on VLSI Systems, Vol. 6, No. 2, pp. 212-221, 1998
29. J. Lach, W. Mangione-Smith and M. Potkonjak, "Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures," Proc. Intn'l. Symp. on Defect and Fault Tolerance In VLSI Systems, 1999
30. V. Lakamraju and R. Tessier, "Tolerating Operational Faults in Cluster Based FPGAs", Proc. ACM Intn'l. Symp. on FPGAs, pp. 197-194, 2000
31. F. Lombardi, D. Ashen, X. Chen, and W. Huang, "Diagnosing Programmable Interconnect Systems for FPGAs," Proc. ACM/SIGDA Intn'l Symp. on FPGAs, pp. 100-106, 1996
32. Lucent Technologies, http://www.micro.lucent.com/micro/fpga
33. N. Mahapatra and S. Dutt, "Efficient Network Flow Based Technique for Dynamic Fault Reconfiguration in FPGAs", Proc. Fault Tolerant Computing Symp., pp. 122-129, 1999
34. D. Mange, M. Sipper, A. Stauffer, and G. Tempesti, "Toward Robust Integrated Circuits: The Embryonics Approach," Proc. of the IEEE, Vol. 88, No 4, pp. 516-541, April 2000
35. D. Mange, M. Sipper, A. Stauffer, G. Tempesti,"Toward Self-Repairing and Self-Replicating Hardware: The Embryonics Approach," Proc. 2nd NASA/DoD Workshop on Evolvable Hardware, pp. 205-214, July 2000
36. E. McCluskey, "Verification Testing - A Pseudoexhaustive Test Technique," IEEE Trans. on Computers, Vol. 33, No. 6, pp. 541-546, 1984
37. McDonald, B. Philhower, and H. Greub, "A Fine Grained, Highly Fault Tolerant System Based on WSI and FPGA Technology," More FPGAs, W. Moore and W. Luk (eds.), Abingdon EE & CS Books, pp. 114-126, 1991
38. H. Michinishi, et al., "A Test Methodology for Interconnect Structures of LUT-Based FPGAs," Proc. Asian Test Symp., pp 68-74, 1996
39. J. Narasimhan, K. Nakajima, C. Rim and A. Dahbura, "Yield Enhancement of Programmable ASIC Arrays by Reconfiguration of Circuit Placements," IEEE Trans. on CAD, Vol. 13, No. 8, pp. 976-986, 1994
40. M. Renovell, J. Portal, J. Figueras and Y. Zorian, "SRAM-based FPGA: Testing the LUT/RAM Modules", Proc. IEEE Intn'l. Test Conf., pp. 1102-1111, 1998
41. M. Renovell, J. Portal, J. Figueras and Y. Zorian, "Testing the Interconnect of RAM-Based FPGAs," IEEE Design & Test of Computers, Vol. 15, No. 1, 1998
42. M. Renovell, J. Portal, J. Figueras and Y. Zorian, "SRAM-based FPGA: Testing the Embedded RAM Modules" Journal of Electronic Testing: Theory and Application (JETTA), Vol. 14, No. 1, 1999
43. K. Roy and S. Nag, "On Routability for FPGAs Under Faulty Conditions," IEEE Trans. on Computers, Vol. 44, pp. 1296-1305, 1995
44. N. Shnidman, W. Mangione-Smith, and M. Potkonjak, "On-line Fault Detection for Bus-Based Field Programmable Gate Arrays," IEEE Trans. on VLSI Systems, Vol. 6, No. 4, pp. 656-666, 1998
45. L. Shombert and D. Siewiorek, "Using Redundancy for Concurrent Testing and Repairing of Systolic Arrays," Proc. Fault-Tolerant Computing Symp., pp. 244-249, 1987
46. B. Skaggs, "On-Line Built-In Self-Test and Diagnosis of Field Programmable Gate Array Logic Blocks", MSEE Thesis Dept. of Electrical Engineering, Univ. of Kentucky, 2000
47. "Standard Test Access Port and Boundary-Scan Architecture," IEEE Standard P1149.1, 1990
48. A. Steininger and Scherrer, "On the Necessity of On-Line BIST in Safety Critical Applications", Proc. Fault-Tolerant Computing Symp", pp. 208-215, 1999
49. C. Stroud, P. Chen, S. Konala and M. Abramovici, "Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks," Proc. ACM/SIGDA Intn'l. Symp. on FPGAs, pp. 107-113, 1996
50. C. Stroud, M. Lashinsky, J. Nall, J. Emmert and M. Abramovici, "On-Line BIST and Diagnosis of FPGA Interconnect Using Roving STARs", submitted t IEEE Intn'l On-Line Test Workshop, 2001
51. C. Stroud, E. Lee and M. Abramovici, "BIST-Based Diagnostics of FPGA Logic Blocks," Proc. IEEE InternationalTest Conf., pp. 539-547, 1997
52. C. Stroud, S. Konala, P. Chen and M. Abramovici, "Built-In Self-Test for Programmable Logic Blocks in FPGAs (Finally, A Free Lunch: BIST Without Overhead!)", Proc. IEEE VLSI Test Symp., pp. 387-392, 1996
53. C. Stroud, S. Wijesuriya, C. Hamilton and M. Abramovici, "Built-In Self-Test of FPGA Interconnect," Proc. IEEE Intn'l. Test Conf., pp. 404-411, 1998
54. W. Tsu, K. Macy, A. Joshi, R. Huang, J. Wawrzynek and A. DeHon, "High-Speed, Hierarchical Synchronous Reconfigurable Array", Proc. ACM Intn'l. Symp. on FPGAs, pp. 125-134, 1999
55. A. van de Goor, Testing Semiconductor Memories: Theory and Practice, John Wiley & Sons, 1991
56. S.-J. Wang and T.-M. Tsai, "Test and Diagnosis of Faulty Logic Blocks in FPGAs," Proc. IEEE Intn'l. Conf. on Computer Aided Design, 1997
57. Xilinx, Inc., http://www.xilinx.com
58. C. Zeng, N. Saxena and E. McCluskey, "Finite State Machine Synthesis with Concurrent Error Detection", Proc. IEEE Intn'l. Test Conf., pp. 672-679, 1999