Low overhead fault-tolerant FPGA systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 2, 1998, Pages 212-221

  Lach, John ^b   Mangione Smith, William H ^a,b   Potkonjak, Miodrag ^a,b  

^a IEEE

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Fault tolerance; Field programmable gate array (FPGA)

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BOOLEAN FUNCTIONS; CELLULAR ARRAYS; LOGIC CIRCUITS; LOGIC GATES; MICROPROCESSOR CHIPS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 0032096706     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.678870     Document Type: Article

References (25)

1. D. P. Siewiorek and R. S. Swartz, Reliable Computer Systems: Design and Evaluation. Burlington, MA: Digital, 1992.
2. Xilinx, The Programmable Logic Data Block, San Jose, CA, 1996.
3. M. Abramovici et al., Digital Systems Testing and Testable Designs. New York: Computer Science, 1990.
4. H. Michinishi et al., "A test methodology for configurable lgoic blocks of a look-up table based FPGA," Trans. Inst. Electron., Inform. Commun. Eng., vol. J79D-I, pp. 1141-1150, 1996.
5. C. Stroud et al., "Built-in self-test of logic blocks in FPGA's (Finally, a free lunch: BIST without overhead!)," in Proc. IEEE VLSI Test Symp., 1996.
6. W. K. Huang and F. Lombardi, "An approach for testing programmable/configurable field programmable gate arrays," in Proc. IEEE VLSI Test Symp., 1996.
7. X. T.Chen et al., "A row-based FPGA for signle and multiple stuck-at fault detection," in Proc. IEEE Int. Workshop Defect Fault Tolerance VLSI Syst., 1995.
8. N. Shnidman, W. H. Mangione-smith, and M. Potkonjak, "Fault scanner for reconfigurable logic," Advanced Res. VLSI, Ann Arbor, MI, 1997.
9. J. Rose et al., "Architecture of field-programmable gate arrays: The effect of logic block functionality on area efficiency," IEEE J. Solid-State Circuits, vol. 25, pp. 1217-1225, 1990.
10. W. S. Carter et al., "A user programmable reconfigurable logic array," in Proc. Custom Integr. Circuits Conf., 1986, pp. 233-235.
11. W. R. Moore, "A review of fault-tolerant techniques for the enhancement of integrated circuit yield," Proc. IEEE, vol. 74, pp. 684-698, May 1986.
12. D. B. Sarrazin and M. Malek, "Fault-tolerant semiconductor memories," IEEE Comput., vol. 17, pp. 49-56, Aug. 1984.
13. S. Kikuda, "Optimized redundancy selection based on failure-related yield model for 64-Mb DRAM and beyond," IEEE J. Solid-State Circuits, vol. 26, pp. 1550-1555, Nov. 1991.
14. A. Tanabe et al., "A 30-ns 64-Mb DRAM with built-in-self-test and self-repair functions," IEEE J. Solid-State Circuits, vol. 27, pp. 1525-1533, Nov. 1992.
15. J. W. Greene and A. E. Gamal, "Configuration of VLSI arrays in the presence of defects," J. ACM, vol. 31, no. 4, pp. 694-717, 1984.
16. I. Koren and D. K. Pradhan, "Introducting redundancy into VLSI designs for yield and performance enhancement," in Proc. Int. Conf. Fault-Tolerant Computing, 1985, pp. 330-335.
17. C. L. Wey et al., "On the design of a redundant programmable logic array (RPLA)," IEEE J. Solid-State Circuits, vol. 22, pp. 114-117, Jan. 1987.
18. N. Hassan and C. L. Liu, "Fault covers in reconfigurable PLA's," in Proc. Int. Conf. Fault-Tolerant Computing, 1990, pp. 166-173.
19. K. N. Levitt et al., "A study of the data communication problems in self-repairable multiprocessors," in Conf. Proc. AFIPS. Washington, DC: Thompson Book, 1968, pp. 515-527.
20. N. J. Howard et al., "The yield enhancement of field-programmable gate arrays," IEEE Trans. VLSI Syst., vol. 2, pp. 115-123, 1994.
21. F. Hanchek and S. Dutt, "Node-covering based defect and fault-tolerance methods for increased yield in FPGA's," in Proc. Ninth Int. Conf. VLSI Design, 1995, pp. 225-229.
22. A. Mathur and C. L. Liu, "Timing driven placement reconfiguration for fault-tolerance and yield enhancement in FPGA's," in Proc. Ed&TC'96, 1996, pp. 165-169.
23. J. F. Ziegler et al., "IBM experiments in soft fails in computer electronics (1978-1994)," IBM J. Res. Develop., vol. 40, no. 1, pp. 3-18, 1996.
24. T. J. O'Gorman et al., "Field testing for cosmic soft-error rate," IBM J. Res. Develop., vol. 40, no. 1, pp. 51-72, 1996.
25. C. H. Stapper, "A new statistical approach for fault-tolerant VLSI systems," in Proc. 22nd Int. Symp. Fault-Tolerant Computing, 1992, pp. 356-365.