메뉴 건너뛰기




Volumn 15, Issue 1, 1998, Pages 39-44

Universal fault diagnosis for lookup table FPGAs

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTATIONAL COMPLEXITY; ERROR DETECTION; INTEGRATED CIRCUIT TESTING; MATHEMATICAL MODELS; TABLE LOOKUP;

EID: 0031655580     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.655181     Document Type: Article
Times cited : (49)

References (7)
  • 1
    • 0029700925 scopus 로고    scopus 로고
    • An Approach for Testing Programmable/Configurable Field Programmable Gate Arrays
    • IEEE Computer Society Press, Los Alamitos, Calif.
    • W.K. Huang and F. Lombardi, "An Approach for Testing Programmable/Configurable Field Programmable Gate Arrays," Proc. 14th IEEE VLSI Test Symp., IEEE Computer Society Press, Los Alamitos, Calif., 1996, pp. 450-455.
    • (1996) Proc. 14th IEEE VLSI Test Symp. , pp. 450-455
    • Huang, W.K.1    Lombardi, F.2
  • 2
    • 0029519091 scopus 로고
    • Universal Test Complexity of Field-Programmable Gate Arrays
    • IEEE CS Press
    • T. Inoue et al., "Universal Test Complexity of Field-Programmable Gate Arrays," Proc. Fourth IEEE Asian Test Symp., IEEE CS Press, 1995, pp. 259-265.
    • (1995) Proc. Fourth IEEE Asian Test Symp. , pp. 259-265
    • Inoue, T.1
  • 3
    • 0030652669 scopus 로고    scopus 로고
    • Test of RAM-Based FP-GAs: Methodology and Application to the Interconnect
    • IEEE CS Press
    • M. Renovell, J. Figueras, and Y. Zorian, "Test of RAM-Based FP-GAs: Methodology and Application to the Interconnect," Proc. 15th IEEE VLSI Test Symp., IEEE CS Press, 1997, pp. 230-237.
    • (1997) Proc. 15th IEEE VLSI Test Symp. , pp. 230-237
    • Renovell, M.1    Figueras, J.2    Zorian, Y.3
  • 4
    • 11744261456 scopus 로고    scopus 로고
    • A Test Methodology for Configurable Logic Blocks of Lookup Table Based FPGAs
    • Dec. (in Japanese)
    • H. Michinishi et al., "A Test Methodology for Configurable Logic Blocks of Lookup Table Based FPGAs," IEICE Trans. D-I, Vol. J79-D-I, No. 12, Dec. 1996, pp. 1141-1150 (in Japanese).
    • (1996) IEICE Trans. D-I , vol.J79-D-I , Issue.12 , pp. 1141-1150
    • Michinishi, H.1
  • 5
    • 0029710665 scopus 로고    scopus 로고
    • On the Diagnosis of Programmable Interconnect Systems: Theory and Application
    • IEEE CS Press
    • X.T. Chen, W.K. Huang, and F. Lombardi, "On the Diagnosis of Programmable Interconnect Systems: Theory and Application," Proc. 14th IEEE VLSI Test Symp., IEEE CS Press, 1996, pp. 204-209.
    • (1996) Proc. 14th IEEE VLSI Test Symp. , pp. 204-209
    • Chen, X.T.1    Huang, W.K.2    Lombardi, F.3
  • 6
    • 84865911535 scopus 로고    scopus 로고
    • Tech. Report NAIST-IS-TR97020, Graduate School of Information Science, Nara Institute of Science and Technology
    • T. Inoue, S. Miyazaki, and H. Fujiwara, "On the Complexity of Universal Fault Diagnosis for Lookup Table FPGAs," Tech. Report NAIST-IS-TR97020, Graduate School of Information Science, Nara Institute of Science and Technology, 1997 (http://isw3.aist-nara.ac.jp/IS/TechReport2/report/97020.ps).
    • (1997) On the Complexity of Universal Fault Diagnosis for Lookup Table FPGAs
    • Inoue, T.1    Miyazaki, S.2    Fujiwara, H.3
  • 7
    • 0015757537 scopus 로고
    • Easily Testable Iterative Systems
    • Dec.
    • A.D. Friendman, "Easily Testable Iterative Systems," IEEE Trans. Computers, Vol. C-22, No. 12, Dec. 1973, pp. 1061-1064.
    • (1973) IEEE Trans. Computers , vol.C-22 , Issue.12 , pp. 1061-1064
    • Friendman, A.D.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.