Improving on-line BIST-based diagnosis for roving STARs

Proceedings - 6th IEEE International On-Line Testing Workshop

Volumn , Issue , 2000, Pages 31-39

  Abramovici, M ^a   Stroud, C ^b   Skaggs, B ^b   Emmert, J ^b  

^a LUCENT TECHNOLOGIES   (United States)

^b UNIVERSITY OF KENTUCKY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

STARS;

COMBINED TECHNIQUES; DIAGNOSIS TECHNIQUES; DIAGNOSTIC RESOLUTION; DIVIDE AND CONQUER METHODS; ON-LINE BIST; SECOND PHASE;

BUILT-IN SELF TEST;

EID: 84960389355     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/OLT.2000.856608     Document Type: Conference Paper

References (26)

1. M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton, and V. Verma, "Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications," Proc. Intn'l. Test Conf., pp. 973-982, 1999.
2. A. Burress and P. Lala, "On-Line Testable Logic Design for FPGA Implementation", Proc. Intn'l. Test Conf., pp. 471-478, 1997.
3. B. Culbertson et al., "Defect Tolerance on the Teramac Custom Computer," Proc. 5th Annual IEEE Symp. on Field-Programmable Custom Computing Machines, pp. 140-147, April 1997.
4. J. Emmert, C. Stroud, B. Skaggs, and M. Abramovici, "Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration," Proc. 8th Annual IEEE Symp. on Field-Programmable Custom Computing Machines, April 2000.
5. C. Hamilton, G. Gibson, S. Wijesuriya, and C. Stroud, "Enhanced BIST-Based Diagnosis of FPGAs via Boundary Scan Access," Proc. IEEE VLSI Test Symp., pp. 413-418, May 1999
6. W. K. Huang and F. Lombardi, "An Approach to Testing Programmable/Configurable Field Programmable Gate Arrays," Proc. IEEE VLSI Test Symp., pp. 450-455, 1996.
7. W. K. Huang, F. J. Meyer, X. Chen, and F. Lombardi, "Testing Configurable LUT-Based FPGAs," IEEE Trans. on VLSI Systems, Vol. 6, No. 2, pp. 276-283, June 1998.
8. T. Inoue, S. Miyazaki, and H. Fujiwara, "Universal Fault Diagnosis for Lookup Table FPGAs," IEEE Design & Test of Computers, Vol. 15, No. 1, pp. 39-44, Jan. 1998.
9. C. Jordan and W. P. Marnane, "Incoming Inspection of FPGAs," Proc. European Test Conf., pp. 371-377, 1993.
10. F. Lombardi, D. Ashen, X. Chen, and W. K. Huang, "Diagnosing Programmable Interconnect Systems for FPGAs," Proc. ACM/SIGDA Intn'l Symp. on FPGAs, pp. 100-106, 1996.
11. Lucent Technologies, Inc., http://www.micro.lucent.com/micro/fpga
12. M. Renovell, J. Figueras, and Y. Zorian, "Test of RAM-Based FPGA: Methodology and Application to Interconnects," Proc. IEEE VLSI Test Symp., pp. 230-237, 1997.
13. M. Renovell, J. Portal, J. Figueras, and Y. Zorian, "Testing the Interconnect of RAM-Based FPGAs," IEEE Design & Test of Computers, Vol. 15, No. 1, pp. 45-50, Jan. 1998.
14. M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, "SRAM-based FPGA: Testing the LUT/RAM Modules", Proc. IEEE Intn'l. Test Conf., pp. 1102-1111, 1998.
15. M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, "SRAM-based FPGA: Testing the Embedded RAM Modules", J. of Electronic Testing: Theory and Application (JETTA), Vol. 14, No. 1/2, pp. 159-167, Jan./Feb. 1999.
16. "Standard Test Access Port and Boundary-Scan Architecture," IEEE Standard P1149.1-1990, May 1990.
17. A. Steininger and Scherrer, "On the Necessity of On-Line BIST in Safety Critical Applications", Proc 29th Fault-Tolerant Computing Symp.", pp. 208-215, June 1999.
18. N. R. Shnidman, W. H. Mangione-Smith, and M. Potkonjak, "On-line Fault Detection for Bus-Based Field Programmable Gate Arrays," IEEE Trans. on VLSI Systems, Vol. 6, No. 4, pp. 656-666, Dec. 1998.
19. C. Stroud, P. Chen, S. Konala, and M. Abramovici, "Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks," Proc. ACM/SIGDA Intn'l. Symp. on FPGAs, pp. 107-113, 1996.
20. C. Stroud, S. Konala, P. Chen, and M. Abramovici, "Built-In Self-Test for Programmable Logic Blocks in FPGAs (Finally, A Free Lunch: BIST Without Overhead!)", Proc. IEEE VLSI Test Symp., pp. 387-392, 1996.
21. C. Stroud, E. Lee, S. Konala, and M. Abramovici, "Using ILA Testing for BIST in FPGAs", Proc. IEEE Intn'l Test Conf., pp. 68-75, 1996.
22. C. Stroud, E. Lee, and M. Abramovici, "BIST-based Diagnostics for FPGA Logic Blocks," Proc. IEEE Intn'l Test Conf., pp. 539-547, 1997.
23. C. Stroud, S. Wijesuriya, C. Hamilton, and M. Abramovici, "Built-In Self-Test of FPGA Interconnect," Proc. Intn'l. Test Conf., pp. 404-411, 1998.
24. S.-J. Wang and T.-M. Tsai, "Test and Diagnosis of Faulty Logic Blocks in FPGAs," Proc. IEEE Intn'l. Conf. on Computer Aided Design, pp. 722-727, 1997.
25. Xilinx, Inc., http://www.xilinx.com/products
26. C. Zeng, N. Saxena, and E. J. McCluskey, "Finite State Machine Synthesis with Concurrent Error Detection", Proc. IEEE Intn'l. Test Conf., pp. 672-679, 1999.