On-line fault detection for bus-based field programmable gate arrays

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 656-666

  Shnidman, Nathan R ^b   Mangione Smith, William H ^a,c   Potkonjak, Miodrag ^d  

^a IEEE   (United States)

^b Department of Electrical Engineering and Computer Science   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d Engineering IV   (United States)

Author keywords

Digital system fault tolerance; Field programmable gate arryas; Self testing

Indexed keywords

COMPUTER HARDWARE; FAULT TOLERANT COMPUTER SYSTEMS; ONLINE SYSTEMS; SCANNING; TESTING;

ONLINE FAULT DETECTION;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0032293995     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736139     Document Type: Article

References (29)

1. D. P. Siewiorek and R. S. Swartz, Reliable Computer Systems: Design and Evaluation. Burlington, MA: Digital, 1992.
2. T. J. O'Gorman, J. M. Ross, A. H. Taber, J. F. Ziegler, H. P. Muhlfeld, C. J. Montrose, H. W. Curtis, and J. L. Walsh, "Field testing for cosmic ray soft errors in semiconductor memories," IBM J. Res., Develop., vol. 40, pp. pp. 41-50, 1996.
3. S. Trimberger, K. Doung, and B. Conn, "Architecture issues and solutions for a high-capacity FPGA," in Proc. FPGA'97, Monterey, CA, 1997.
4. J. Rose, R. Francis, and P. Chow, "Architectures of field-programmable gate arrays: The effect of logic block functionality on area efficiency," IEEE J. Solid-State Circuits, pp. 1217-1225, 1990.
5. Altera, Data Book. San Jose, CA: Altera, 1996.
6. K. W. Bernhardt, "Advanced technologies for a command and data handling subsystem in a 'better, faster, cheaper' environment," in Proc. Digital Avionics Systems Conf., Cambridge, MA, 1995.
7. M. S. Abadir and H. Reghbati, "Functional testing of semiconductor random access memories," Comput. Surv., vol. 15, pp. 175-198, 1983.
8. V. D. Agrawal and S. C. Smith, Test Generation for VLSI Chips. Washington DC: IEEE Comput. Soc. Press, 1988, ch. 2.
9. M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Designs. New York: Computer Science Press, 1990.
10. J. P. Hayes, "On modifying logic networks to improve their diagnosability," IEEE Trans. Comput., vol. C-23, pp. 56-62, Jan. 1974.
11. K. N. Levitt, M. W. Green, and J. Goldberg, "A study of the data communication problems in self-repairable multiprocessors," in Proc. Conf. AFIPS, vol. 32. Washington, DC: Thompson, 1968, pp. 515-527.
12. V. D. Agrawal, C. R. Kime, and K. K. Saluja, "A tutorial on built-in self-test," IEEE Design, Test of Comput., Mag. vol. 10, 1993, pp. 69-77.
13. C. Stroud, S. Konala, P. Chen, and M. Ambramovici, "Built-in self-test of logic blocks in FPGA's (finally, a free lunch: BIST without overhead!)," in Proc. IEEE VLSI Test Symp., 1996.
14. W. K. Huang and F. Lombardi, "An approach for testing programmable/configurable field programmable gate arrays," in Proc. IEEE VLSI Test Symp., 1996.
15. H. Michinishi et al., "A test methodology for interconnect structures of LUT-based FPGA's," in Proc. Asian Test Symp., 1996.
16. T. Inoue et al., "Universal test complexity of field-programmable gate arrays," in Proc. Asian Test Symp., 1995.
17. X. T. Chen, W. K. Huang, F. Lombardi, and X. Sun, "A row-based FPGA for single and multiple stuck-at fault detection," in Proc. IEEE Int. Workshop on Defect and Fault Tolerance in VLSI Syst., 1995.
18. C. Jordan and W. P. Marnane, "Incoming inspection of FPGA's," unpublished, 1993.
19. K. Kwiat, W. Debany, and S. Hariri, "Effects of technology mapping on fault-detection coverage in reprogrammable FPGA's," Inst. Elect. Eng.: Comput., Digital Tech., 1995.
20. G. A. Mojoli et al., "KITE: A behavioral approach to fault-tolerance in FPGA-based systems," in Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, Boston, MA, 1996.
21. R. Cuddapah and M. Corba, "Reconfigurable logic for fault tolerance," in Field Programmable Logic and Applications. Oxford, U.K.: Oxford University Press, 1995.
22. F. Hanchek and S. Dutt, "Node-covering based defect and fault-tolerance methods for increased yield in FPGA's," in Proc. 9th Int. Conf. VLSI Design, 1995, pp. 225-229.
23. N. J. Howard et al., "The yield enhancement of field-programmable gate arrays," IEEE Trans. VLSI Syst., vol. 2, pp. 115-123, 1994.
24. K. Roy and S. Nag, "On routability for FPGA's under faulty conditions," IEEE Trans. Comput., vol. 44, pp. 1296-1305, 1996.
25. J. L. Kelly and P. A. Ivey, "Defect tolerant SRAM based FPGA's," in Proc. Int. Conf. Computer Design, 1994.
26. G. Swift and R. Katz, "An experimental survey of heavy ion induced dielectric rupture in actel field programmable gate arrays (FPGA's)," IEEE Trans. Nucl. Sci., vol. 43, pp. 967-972, 1996.
27. K. A. LaBel et al., "Single event effect proton and heavy ion test results for candidate spacecraft electronics," in Proc. IEEE Radiation Effects Data Workshop, 1994.
28. L. A. Shombert and D. P. Siewiorek, "Using redundancy for concurrent testing and repairing of systolic arrays," presented at FTCS-17, Pittsburgh, PA, 1987.
29. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, "Low overhead fault-tolerant FPGA systems," IEEE Trans. VLSI, vol. 6, 1998.