Dynamic fault tolerance in FPGAs via partial reconfiguration

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2000-January, Issue , 2000, Pages 165-174

  Emmert, John ^a   Stroud, Charles ^a   Skaggs, Brandon ^a   Abramovici, Miron ^b  

^a UNIVERSITY OF KENTUCKY   (United States)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; DYNAMIC MODELS; FAULT DETECTION; FAULT TOLERANCE; RECONFIGURABLE HARDWARE; STARS; TRANSFER FUNCTIONS;

DYNAMIC RE-CONFIGURATION; FAULT-TOLERANT; LUCENT TECHNOLOGIES; MULTIPLE FAULTS; PARTIAL RECONFIGURATION; RECONFIGURABLE; SYSTEM FUNCTIONS; WORKING AREAS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84889958959     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2000.903403     Document Type: Conference Paper

References (20)

1. M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton, and V. Verma, "Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications", Proc. IEEE Intn'l. Test Conf., pp. 973-982, 1999.
2. Xilinx, Inc., http://www.xilinx.com.
3. Altera Corp., http://www.altera.com.
4. W. Tsu, K. Macy, A. Joshi, R. huang, J. Wawrzynek, and A. DeHon, "High-Speed, Hierarchical Synchronous Reconfigurable Array", Proc. ACM Int'l Symp. on FPGAs, pp. 125-134, 1999.
5. C. Zeng, N. Saxena, and E. J. McCluskey, "Finite State Machine Synthesis with Concurrent Error Detection", Proc. IEEE Intn'l. Test Conf., pp. 672-679, 1999.
6. A. Steininger and Scherrer, "On the Necessity of On-Line BIST in Safety Critical Applications", Proc 29th Fault-Tolerant Computing Symp", pp. 208-215, 1999.
7. V. Kumar, A. Dahbura, F. Fischer, and P. Juola, "An Approach for the Yield Enhancement of Programmable Gate Arrays", Proc. IEEE Int'l Conf. on CAD, pp. 226-229, 1989.
8. F. Hatori, T. Sakurai, K. Sawada, M. Takahashi, M. Ichida, I. Yoshii, Y. Kawahara, T. Hibi, Y. Sacki, H. Muraga, and K. Kanzaki, "Introducing Redundancy in Field Programmable Gate Arrays", Proc. IEEE Custom Integrated Circuits Conf, pp. 7.1.1-7.1.4, 1993.
9. S. Durand and C. Piguet, "FPGAs with Self-Repair Capabilities", Proc. ACM Int'l Workshop on FPGAs, pp. 1-6, 1994.
10. J. Narasimhan, K. Nakajima, C. Rim, and A. Daubura, "Yield Enhancement of Programmable ASIC Arrays by Reconfiguration of Circuit Placements", IEEE Trans, on CAD, Vol. 13, No. 8, pp. 976-986, August 1994.
11. J. Narasimhan, C. Rim, K. Nakajima, and A. Daubura, "Yield Enhancement of Wafer Scale Integrated Arrays", Proc. IEEE Conf. on Wafer Scale Integration, pp. 178-184, 1991.
12. N. Howard, A. Tyrrell, and N. P. Allinson, "The Yield Enhancement of Field Programmable Gate Arrays", IEEE Trans, on VLSI Systems, Vol. 2, pp. 115-123, 1994.
13. J. Kelly and P. Ivey, "A Novel Approach to Defect Tolerant Design for SRAM Based FPGAs", Proc. ACM Int'l Workshop on FPGAs, pp. 7-11, 1994.
14. R. Cuddapah and M. Corba, Reconfipurable Lopic for Fault Tolerance. Springer-Verlag, 1995.
15. F. Hanchek and S. Dutt, "Methodologies for Tolerating Logic and Interconnect Faults in FPGAs", IEEE Trans, on Computers, pp. 15-33, Jan. 1998.
16. S. Dutt and F. Hanchek, "REMOD: A New Methodology for Designing Fault-Tolerant Arithmetic Circuits", IEEE Trans. on VLSI Systems, Vol. 5, pp. 34-56, 1997.
17. N. Mahapatra and S. Dutt, "Efficient Network Flow Based Technique for Dynamic Fault Reconfiguration in FPGAs", Proc. Fault Tolerant Computing Symp., pp. 122-129, 1999.
18. J. Emmert and D. Bhatia, "Reconfiguring FPGA Mapped Designs with Applications to Fault Tolerance and Reconfigurable Computing", Lecture Notes on Comp. Sci., Vol. 1304, pp. 141-150, 1997.
19. J. Emmert and D. Bhatia, "Incremental Routing in FPGAs", Proc. IEEE Int'l ASIC Conf, pp. 302-305, 1998.
20. J. Lach, W. Manione-Smith, and M. Potkonjak, "Efficiently Supporting Fault Tolerance in FPGAs", Proc. ACM Int'l Symp. on FPGAs, 1998.