Neuromorphic electronic circuits for building autonomous cognitive systems

Proceedings of the IEEE

Volumn 102, Issue 9, 2014, Pages 1367-1388

  Chicca, Elisabetta ^a   Stefanini, Fabio ^b   Bartolozzi, Chiara ^c   Indiveri, Giacomo ^b  

^a BIELEFELD UNIVERSITY   (Germany)

^b UNIVERSITY OF ZURICH   (Switzerland)

^c ISTITUTO ITALIANO DI TECNOLOGIA   (Italy)

Author keywords

Cognitive systems; learning systems; neuromorphic engineering; real time neuromorphic systems; spike timing dependent plasticity (STDP); spiking neural network architecture; subthreshold analog circuits; very large scale integration (VLSI); winner take all (WTA)

Indexed keywords

COMPUTER ARCHITECTURE; DECISION MAKING; LEARNING SYSTEMS; NETWORK ARCHITECTURE; NEURONS; REAL TIME SYSTEMS; RECURRENT NEURAL NETWORKS; TIMING CIRCUITS; VLSI CIRCUITS;

NEUROMORPHIC ENGINEERING; NEUROMORPHIC SYSTEMS; SPIKE TIMING DEPENDENT PLASTICITIES; SPIKING NEURAL NETWORKS; SUBTHRESHOLD; WINNER TAKE ALLS;

COGNITIVE SYSTEMS;

EID: 84906780089     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2014.2313954     Document Type: Article

References (178)

1. X. Jin, M. Luján, L. A. Plana, S. Davies, S. Temple, and S. B. Furber, "Modeling spiking neural networks on SpiNNaker," Comput. Sci. Eng., vol. 12, no. 5, pp. 91-97, Sep.-Oct. 2010.
2. J. Schemmel, J. Fieres, and K. Meier, "Wafer-scale integration of analog neural networks," in Proc. IEEE Int. Joint Conf. Neural Netw., 2008, pp. 431-438.
3. R. Silver, K. Boahen, S. Grillner, N. Kopell, and K. Olsen, "Neurotech for neuroscience: Unifying concepts, organizing principles, emerging tools," J. Neurosci., vol. 27, no. 44, pp. 11807-11819, 2007. (Pubitemid 350072090)
4. J. Wijekoon and P. Dudek, "VLSI circuits implementing computational models of neocortical circuits," J. Neurosci. Methods, vol. 210, no. 1, pp. 93-109, 2012.
5. S. Brink, S. Nease, and P. Hasler, "Computing with networks of spiking neurons on a biophysically motivated floating-gate based neuromorphic integrated circuit," Neural Netw., vol. 45, pp. 39-49, Sep. 2013.
6. E. Painkras, L. A. Plana, J. Garside, S. Temple, F. Galluppi, C. Patterson, D. R. Lester, A. D. Brown, and S. B. Furber, "SpiNNaker: A 1-W 18-core system-on-chip for massively-parallel neural network simulation," IEEE J. Solid-State Circuits, vol. 48, no. 8, pp. 1943-1953, Aug. 2013.
7. T. Pfeil, A. Grübl, S. Jeltsch, E. Müller, P. Müller, M. A. Petrovici, M. Schmuker, D. Brüderle, J. Schemmel, and K. Meier, "Six networks on a universal neuromorphic computing substrate," Front. Neurosci., vol. 7, no. 11, 2013, DOI: 10.3389/fnins.2013. 00011.
8. J. M. Cruz-Albrecht, T. Derosier, and N. Srinivasa, "A scalable neural chip with synaptic electronics using CMOS integrated memristors," Nanotechnology, vol. 24, no. 38, 2013, 384011.
9. M. Giulioni, P. Camilleri, M. Mattia, V. Dante, J. Braun, and P. Del Giudice, "Robust working memory in an asynchronously spiking neural network realized in neuromorphic VLSI," Front. Neurosci., vol. 5, no. 149, 2012, DOI: 10.3389/fnins.2011.00149.
10. M. Schmuker, T. Pfeil, and M. Nawrot, "A neuromorphic network for generic multivariate data classification," Proc. Nat. Acad. Sci. USA, vol. 111, no. 6, pp. 2081-2086, 2014.
11. C. Mead, "Neuromorphic electronic systems," Proc. IEEE, vol. 78, no. 10, pp. 1629-1636, Oct. 1990.
12. M. Mahowald, "VLSI analogs of neuronal visual processing: A synthesis of form and function," Ph.D. dissertation, Dept. Comput. Neural Syst., California Inst. Technol., Pasadena, CA, USA, 1992.
13. R. Douglas, M. Mahowald, and C. Mead, "Neuromorphic analogue VLSI," Annu. Rev. Neurosci., vol. 18, pp. 255-281, 1995.
14. T. Horiuchi and C. Koch, "Analog VLSI-based modeling of the primate oculomotor system," Neural Comput., vol. 11, no. 1, pp. 243-265, Jan. 1999.
15. G. Indiveri and R. Douglas, "Robotic vision: Neuromorphic vision sensor," Science, vol. 288, pp. 1189-1190, May 2000.
16. G. Indiveri, "A neuromorphic VLSI device for implementing 2-D selective attention systems," IEEE Trans. Neural Netw., vol. 12, no. 6, pp. 1455-1463, Nov. 2001. (Pubitemid 33106049)
17. C. Bartolozzi and G. Indiveri, "Selective attention in multi-chip address-event systems," Sensors, vol. 9, no. 7, pp. 5076-5098, 2009.
18. M. Lewis, R. Etienne-Cummings, M. Hartmann, A. Cohen, and Z. Xu, "An in silico central pattern generator: Silicon oscillator, coupling, entrainment, physical computation and biped mechanism control," Biol. Cybern., vol. 88, no. 2, pp. 137-151, 2003.
19. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, L. Camunas-Mesa, R. Berner, M. Rivas-Perez, T. Delbruck, S.-C. Liu, R. Douglas, P. Hafliger, G. Jimenez-Moreno, A. C. Ballcels, T. Serrano-Gotarredona, A. J. Acosta-Jimenez, and B. Linares-Barranco, "CAVIAR: A 45 k neuron, 5 M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking," IEEE Trans. Neural Netw., vol. 20, no. 9, pp. 1417-1438, Sep. 2009.
20. E. Neftci, J. Binas, U. Rutishauser, E. Chicca, G. Indiveri, and R. J. Douglas, "Synthesizing cognition in neuromorphic electronic systems," Proc. Nat. Acad. Sci. USA, vol. 110, no. 37, pp. E3468-E3476, 2013.
21. C. Eliasmith, T. C. Stewart, X. Choo, T. Bekolay, T. DeWolf, Y. Tang, and D. Rasmussen, "A large-scale model of the functioning brain," Science, vol. 338, no. 6111, pp. 1202-1205, 2012.
22. A. S. Cassidy, P. Merolla, J. V. Arthur, S. K. Esser, B. Jackson, R. Alvarez-Icaza, P. Datta, J. Sawada, T.M.Wong, V. Feldman, A. Amir, D. B.-D. Rubin, F. Akopyan, E. McQuinn, W. P. Risk, and D. S. Modha, "Cognitive computing building block: A versatile and efficient digital neuron model for neurosynaptic cores," in Proc. IEEE Int. Joint Conf. Neural Netw., 2013, DOI: 10.1109/IJCNN.2013.6707077.
23. A. Cassidy, J. Georgiou, and A. Andreou, "Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization," Neural Netw., vol. 45, pp. 4-26, Sep. 2013.
24. W. Senn and S. Fusi, "Learning only when necessary: Better memories of correlated patterns in networks with bounded synapses," Neural Comput., vol. 17, no. 10, pp. 2106-2138, 2005. (Pubitemid 41199745)
25. J. Brader, W. Senn, and S. Fusi, "Learning real world stimuli in a neural network with spike-driven synaptic dynamics," Neural Comput., vol. 19, pp. 2881-2912, 2007.
26. A. Renart, P. Song, and X.-J. Wang, "Robust spatial working memory through homeostatic synaptic scaling in heterogeneous cortical networks," Neuron, vol. 38, pp. 473-485, May 2003. (Pubitemid 36579148)
27. G. Deco and E. Rolls, "Neurodynamics of biased competition and cooperation for attention: A model with spiking neurons," J. Neurophysiol., vol. 94, pp. 295-313, 2005. (Pubitemid 40931947)
28. G. Schöner, Dynamical Systems Approaches to Cognition. Cambridge, U.K.: Cambridge Univ. Press, 2008, pp. 101-126.
29. U. Rutishauser and R. Douglas, "State-dependent computation using coupled recurrent networks," Neural Comput., vol. 21, pp. 478-509, 2009.
30. M. Rigotti, D. B. D. Rubin, S. Morrison, C. Salzman, and S. Fusi, "Attractor concretion as a mechanism for the formation of context representations," NeuroImage, vol. 52, no. 3, pp. 833-847, 2010.
31. G. Rachmuth, Z. Shouval, M. Bear, and C.-S. Poon, "A biophysically-based neuromorphic model of spike rate-and timing-dependent plasticity," Proc. Nat. Acad. Sci. USA, vol. 108, no. 49, pp. E1266-E1274, Dec. 2011.
32. J. Wijekoon and P. Dudek, "Compact silicon neuron circuit with spiking and bursting behaviour," Neural Netw., vol. 21, no. 2-3, pp. 524-534, Mar.-Apr. 2008.
33. J. Schemmel, D. Brüderle, K. Meier, and B. Ostendorf, "Modeling synaptic plasticity within networks of highly accelerated I&F neurons," in Proc. IEEE Int. Symp. Circuits Syst., 2007, pp. 3367-3370. (Pubitemid 47449271)
34. C. Tomazou, F. Lidgey, and D. Haigh, Eds., Analogue IC Design: The Current-Mode Approach. Stevenage, U.K.: Peregrinus, 1990.
35. E. Drakakis, A. Payne, and C. Toumazou, "'Log-domain state-space': A systematic transistor-level approach for log-domain filtering," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 3, pp. 290-305, Mar. 1999.
36. R. Edwards and G. Cauwenberghs, "Synthesis of log-domain filters from first-order building blocks," Int. J. Analog Integr. Circuits Signal Process., vol. 22, pp. 177-186, 2000.
37. S.-C. Liu, J. Kramer, G. Indiveri, T. Delbruck, and R. Douglas, Analog VLSI: Circuits and Principles. Cambridge, MA, USA: MIT Press, 2002.
38. T. Yu and G. Cauwenberghs, "Log-domain time-multiplexed realization of dynamical conductance-based synapses," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 2010, pp. 2558-2561.
39. S. Mitra, G. Indiveri, and R. Etienne-Cummings, "Synthesis of log-domain integrators for silicon synapses with global parametric control," in Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 97-100.
40. A. Destexhe, Z. Mainen, and T. Sejnowski, "Kinetic Models of Synaptic Transmission," in Methods in Neuronal Modelling, From Ions to Networks. Cambridge, MA, USA: MIT Press, 1998, pp. 1-25.
41. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Comput., vol. 19, no. 10, pp. 2581-2603, Oct. 2007.
42. C. Bartolozzi, S. Mitra, and G. Indiveri, "An ultra low power current-mode filter for neuromorphic systems and biomedical signal processing," in Proc. IEEE Biomed. Circuits Syst. Conf., 2006, pp. 130-133.
43. J. Arthur and K. Boahen, "Recurrently connected silicon neurons with active dendrites for one-shot learning," in Proc. IEEE Int. Joint Conf. Neural Netw., Jul. 2004, vol. 3, pp. 1699-1704. (Pubitemid 40006516)
44. A. van Schaik and C. Jin, "The tau-cell: A new method for the implementation of arbitrary differential equations," in Proc. IEEE Int. Symp. Circuits Syst., 2003, pp. 569-572.
45. B. Gilbert, "Translinear circuits: An historical review," Analog Integr. Circuits Signal Process., vol. 9, no. 2, pp. 95-118, Mar. 1996.
46. J. Arthur and K. Boahen, "Synchrony in silicon: The gamma rhythm," IEEE Trans. Neural Netw., vol. 18, no. 6, pp. 1815-1825, Nov. 2007. (Pubitemid 350148429)
47. A. van Schaik, C. Jin, T. Hamilton, S. Mihalas, and E. Niebur, "A log-domain implementation of the Mihalas-Niebur neuron model," in Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 4249-4252.
48. A. van Schaik, C. Jin, and T. Hamilton, "A log-domain implementation of the Izhikevich neuron model," in Proc. Int. Symp. Circuits Syst., 2010, pp. 4253-4256.
49. G. Indiveri, F. Stefanini, and E. Chicca, "Spike-based learning with a generalized integrate and fire silicon neuron," in Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 1951-1954.
50. M. Mahowald and R. Douglas, "A silicon neuron," Nature, vol. 354, pp. 515-518, 1991. (Pubitemid 21896829)
51. D. Dupeyron, S. Le Masson, Y. Deval, G. Le Masson, and J.-P. Dom, "A BiCMOS implementation of the Hodgkin-Huxley formalism," in Proc. 5th IEEE Int. Conf. Microelectron. Neural Fuzzy Bio-inspired Syst., Feb. 1996, pp. 311-316.
52. L. Alvado, J. Tomas, S. Säighi, S. Renaud, T. Bal, A. Destexhe, and G. Le Masson, "Hardware computation of conductance-based neuron models," Neurocomputing, vol. 58-60, pp. 109-115, 2004. (Pubitemid 38684263)
53. M. Simoni, G. Cymbalyuk, M. Sorensen, and R. D. S. Calabrese, "A multiconductance silicon neuron with biologically matched dynamics," IEEE Trans. Biomed. Circuits Syst., vol. 51, no. 2, pp. 342-354, Feb. 2004. (Pubitemid 38133614)
54. T. Yu and G. Cauwenberghs, "Analog VLSI biophysical neurons and synapses with programmable membrane channel kinetics," IEEE Trans. Biomed. Circuits Syst., vol. 4, no. 3, pp. 139-148, Jun. 2010.
55. E. Izhikevich, "Simple model of spiking neurons," IEEE Trans. Neural Netw., vol. 14, no. 6, pp. 1569-1572, Nov. 2003.
56. R. Brette and W. Gerstner, "Adaptive exponential integrate-and-fire model as an effective description of neuronal activity," J. Neurophysiol., vol. 94, pp. 3637-3642, 2005. (Pubitemid 41504797)
57. S. Mihalas and E. Niebur, "A generalized linear integrate-and-fire neural model produces diverse spiking behavior," Neural Comput., vol. 21, pp. 704-718, 2009.
58. F. Folowosele, R. Etienne-Cummings, and T. Hamilton, "A CMOS switched capacitor implementation of the Mihalas-Niebur neuron," in Proc. IEEE Biomed. Circuits Syst. Conf., Nov. 2009, pp. 105-108.
59. P. Livi and G. Indiveri, "A current-mode conductance-based silicon neuron for address-event neuromorphic systems," in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 2898-2901.
60. B. Connors, M. Gutnick, and D. Prince, "Electrophysiological properties of neocortical neurons in vitro," J. Neurophysiol., vol. 48, no. 6, pp. 1302-1320, 1982. (Pubitemid 13224459)
61. R. Jolivet, T. Lewis, and W. Gerstner, "Generalized integrate-and-fire models of neuronal activity approximate spike trains of a detailed model to a high degree of accuracy," J. Neurophysiol., vol. 92, pp. 959-976, 2004. (Pubitemid 38931960)
62. L. Badel, S. Lefort, R. Brette, C. C. Petersen, W. Gerstner, and M. J. Richardson, "Dynamic I-V curves are reliable predictors of naturalistic pyramidal-neuron voltage traces," J. Neurophysiol., vol. 99, pp. 656-666, 2008. (Pubitemid 351253226)
63. R. Naud, T. Berger, B. Bathellier, M. Carandini, and W. Gerstner, "Quantitative single-neuron modeling: Competition 2009," Front. Neur. Conf. Abstract: Neuroinformatics 2009, pp. 1-8, 2009.
64. D. Buonomano, "Decoding temporal information: A model based on short-term synaptic plasticity," J. Neurosci., vol. 20, pp. 1129-1141, 2000. (Pubitemid 30220470)
65. R. Zucker and W. Regehr, "Short-term synaptic plasticity," Annu. Rev. Physiol., vol. 64, pp. 355-405, 2002. (Pubitemid 34259234)
66. C. Rasche and R. Hahnloser, "Silicon synaptic depression," Biol. Cybern., vol. 84, no. 1, pp. 57-62, 2001. (Pubitemid 33605160)
67. M. Boegerhausen, P. Suter, and S.-C. Liu, "Modeling short-term synaptic depression in silicon," Neural Comput., vol. 15, no. 2, pp. 331-348, Feb. 2003. (Pubitemid 37049824)
68. J. Bill, K. Schuch, D. Brüderle, J. Schemmel, W. Maass, and K. Meier, "Compensating inhomogeneities of neuromorphic VLSI devices via short-term synaptic plasticity," Front. Comput. Neurosci., vol. 4, 2010, DOI: 10.3389/fncom.2010.00129.
69. M. Noack, C. Mayr, J. Partzsch, and R. Schuffny, "Synapse dynamics in CMOS derived from a model of neurotransmitter release," in Proc. IEEE Eur. Conf. Circuit Theory Design, 2011, pp. 198-201.
70. T. Ohno, T. Hasegawa, T. Tsuruoka, K. Terabe, J. K. Gimzewski, and M. Aono, "Short-term plasticity and long-term potentiation mimicked in single inorganic synapses," Nature Mater., vol. 10, no. 8, pp. 591-595, 2011.
71. T. Dowrick, S. Hall, and L. Mcdaid, "Silicon-based dynamic synapse with depressing response," IEEE Trans. Neural Netw. Learn. Syst., vol. 23, no. 10, pp. 1513-1525, Oct. 2012.
72. L. Abbott, K. Sen, J. Varela, and S. Nelson, "Synaptic depression and cortical gain control," Science, vol. 275, no. 5297, pp. 220-223, 1997.
73. M. Tsodyks and H. Markram, "The neural code between neocortical pyramidal neurons depends on neurotransmitter release probability," Proc. Nat. Acad. Sci. USA, vol. 94, no. 2, pp. 719-723, Jan. 1997. (Pubitemid 27053700)
74. G. Turrigiano, K. Leslie, N. Desai, L. Rutherford, and S. Nelson, "Activity-dependent scaling of quantal amplitude in neocortical neurons," Nature, vol. 391, pp. 892-896, Feb. 1998. (Pubitemid 28157666)
75. C. Bartolozzi and G. Indiveri, "Global scaling of synaptic efficacy: Homeostasis in silicon synapses," Neurocomputing, vol. 72, no. 4-6, pp. 726-731, Jan. 2009.
76. L. Abbott and S. Nelson, "Synaptic plasticity: Taming the beast," Nature Neurosci., vol. 3, pp. 1178-1183, Nov. 2000.
77. D. Amit and S. Fusi, "Constraints on learning in dynamic synapses," Network, Comput. Neural Syst., vol. 3, no. 4, pp. 443-464, 1992.
78. S. Fusi and L. Abbott, "Limits on the memory storage capacity of bounded synapses," Nature Neurosci., vol. 10, pp. 485-493, 2007. (Pubitemid 46494580)
79. D. Amit, Modeling Brain Function: The World of Attractor Neural Networks. Cambridge, U.K.: Cambridge Univ. Press, 1992.
80. J. Nadal, G. Toulouse, J. Changeux, and S. Dehaen, "Networks of formal neurons and memory palimpsests," Europhys. Lett., vol. 1, no. 10, 1986, DOI: 10.1209/0295-5075/1/10/008.
81. D. J. Amit and S. Fusi, "Learning in neural networks with material synapses," Neural Comput., vol. 6, no. 5, pp. 957-982, 1994.
82. S. Fusi, "Hebbian spike-driven synaptic plasticity for learning patterns of mean firing rates," Biol. Cybern., vol. 87, pp. 459-470, 2002. (Pubitemid 135689606)
83. S. Fusi, M. Annunziato, D. Badoni, A. Salamon, and D. Amit, "Spike-driven synaptic plasticity: Theory, simulation, VLSI implementation," Neural Comput., vol. 12, pp. 2227-2258, 2000.
84. E. Chicca and S. Fusi, "Stochastic synaptic plasticity in deterministic aVLSI networks of spiking neurons," in Proc. World Congr. Neuroinf., F. Rattay, Ed., 2001, pp. 468-477.
85. S. Mitra, S. Fusi, and G. Indiveri, "Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI," IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 1, pp. 32-42, Feb. 2009.
86. J. Seo, B. Brezzo, Y. Liu, B. D. Parker, S. K. Esser, R. K. Montoye, B. Rajendran, J. A. Tierno, L. Chang, D. S. Modha, and D. J. Friedman, "A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons," in Proc. IEEE Custom Integr. Circuits Conf., 2011, DOI: 10.1109/CICC.2011.6055293.
87. S. Sheik, M. Coath, G. Indiveri, S. L. Denham, T. Wennekers, and E. Chicca, "Emergent auditory feature tuning in a real-time neuromorphic VLSI system," Front. Neurosci., vol. 6, no. 17, 2012, DOI: 10. 3389/fnins.2012.00017.
88. M. Giulioni, M. Pannunzi, D. Badoni, V. Dante, and P. Del Giudice, "Classification of correlated patterns with a configurable analog VLSI neural network of spiking neurons and self-regulating plastic synapses," Neural Comput., vol. 21, no. 11, pp. 3106-3129, 2009.
89. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, Jan. 2006. (Pubitemid 43272460)
90. A. Bofill-i-Petit and A. Murray, "Synchrony detection and amplification by silicon neurons with STDP synapses," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1296-1304, Sep. 2004.
91. P. Häfliger, M. Mahowald, and L. Watts, "A spike based learning neuron in analog VLSI," in Advances in Neural Information Processing Systems, vol. 9, M. Mozer, M. Jordan, and T. Petsche, Eds. Cambridge, MA, USA: MIT Press, 1997, pp. 692-698.
92. M. R. Azghadi, S. Al-Sarawi, D. Abbott, and N. Iannella, "A neuromorphic VLSI design for spike timing and rate based synaptic plasticity," Neural Netw., vol. 45, pp. 70-82, 2013.
93. J. Arthur and K. Boahen, "Learning in silicon: Timing is everything," in Advances in Neural Information Processing Systems 18, Y. Weiss, B. Schölkopf, and J. Platt, Eds. Cambridge, MA, USA: MIT Press, 2006.
94. R. Gütig and H. Sompolinsky, "The tempotron: A neuron that learns spike timing-based decisions," Nature Neurosci., vol. 9, pp. 420-428, 2006. (Pubitemid 43290972)
95. W. Senn, "Beyond spike timing: The role of nonlinear plasticity and unreliable synapses," Biol. Cybern., vol. 87, pp. 344-355, 2002. (Pubitemid 135689596)
96. J. Lisman and N. Spruston, "Postsynaptic depolarization requirements for LTP and LTD: A critique of spike timing-dependent plasticity," Nature Neurosci., vol. 8, no. 7, pp. 839-841, Jul. 2005.
97. M. Beyeler, N. Dutt, and J. Krichmar, "Categorization and decision-making in a neurobiologically plausible spiking network using a STDP-like learning rule," Neural Netw., vol. 48, pp. 109-124, Dec. 2013.
98. J. Lazzaro, S. Ryckebusch, M. Mahowald, and C. Mead, "Winner-take- all networks of On complexity," in Advances in Neural Information Processing Systems, vol. 2, D. Touretzky, Ed. San Mateo, CA, USA: Morgan Kaufmann, 1989, pp. 703-711.
99. D. Fasnacht and G. Indiveri, "A PCI based high-fanout AER mapper with 2 GiB RAM look-up table, 0.8-s latency and 66 mhz output event-rate," in Proc. Conf. Inf. Sci. Syst., Mar. 2011, pp. 1-6.
100. S. Scholze, S. Schiefer, J. Partzsch, S. Hartmann, C. G. Mayr, S. Höppner, H. Eisenreich, S. Henker, B. Vogginger, and R. Schüffny, "VLSI implementation of a 2.8 gevent/s packet based AER interface with routing and event sorting functionality," Front. Neurosci., vol. 5, 2011, DOI: 10.3389/fnins.2011.00117.
101. D. Fasnacht, A. Whatley, and G. Indiveri, "A serial communication infrastructure for multi-chip address event system," in Proc. IEEE Int. Symp. Circuits Syst., May 2008, pp. 648-651.
102. E. Chicca, A. M. Whatley, P. Lichtsteiner, V. Dante, T. Delbruck, P. Del Giudice, R. J. Douglas, and G. Indiveri, "A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 5, no. 54, pp. 981-993, May 2007. (Pubitemid 46773770)
103. F. Gomez-Rodriguez, R. Paz, A. Linares-Barranco, M. Rivas, L. Miro, S. Vicente, G. Jimenez, and A. Civit, "AER tools for communications and debugging," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 3253-3256. (Pubitemid 47132245)
104. G. Mongillo, D. Amit, and N. Brunel, "Retrospective and prospective persistent activity induced by Hebbian learning in a recurrent cortical network," Eur. J. Neurosci., vol. 18, no. 7, pp. 2011-2024, 2003. (Pubitemid 37376428)
105. R. Douglas, K. Martin, and D. Whitteridge, "A canonical microcircuit for neocortex," Neural Comput., vol. 1, pp. 480-488, 1989.
106. R. Douglas and K. Martin, "Neural circuits of the neocortex," Annu. Rev. Neurosci., vol. 27, pp. 419-451, 2004.
107. R. Douglas, C. Koch, M. Mahowald, K. Martin, and H. Suarez, "Recurrent excitation in neocortical circuits," Science, vol. 269, pp. 981-985, 1995.
108. R. Douglas and K. Martin, "Recurrent neuronal circuits in the neocortex," Current Biol., vol. 17, no. 13, pp. R496-R500, 2007. (Pubitemid 46990871)
109. D. Hansel and H. Sompolinsky, "Modeling feature selectivity in local cortical circuits," in Methods in Neuronal Modeling. Cambridge, MA, USA: MIT Press, 1998, pp. 499-567.
110. S. Amari and M. Arbib, "Competition and cooperation in neural nets," in Systems Neuroscience, J. Metzler, Ed. New York, NY, USA: Academic, 1977, pp. 119-165.
111. P. Dayan and L. Abbott, Theoretical Neuroscience: Computational and Mathematical Modeling of Neural Systems. Cambridge, MA, USA: MIT Press, 2001.
112. R. Hahnloser, R. Sarpeshkar, M. Mahowald, R. Douglas, and S. Seung, "Digital selection and analog amplification co-exist in an electronic circuit inspired by neocortex," Nature, vol. 405, no. 6789, pp. 947-951, 2000. (Pubitemid 30435050)
113. W. Maass, "On the computational power of winner-take-all," Neural Comput., vol. 12, no. 11, pp. 2519-2535, 2000.
114. R. Ben-Yishai, R. Lev Bar-Or, and H. Sompolinsky, "Theory of orientation tuning in visual cortex," Proc. Nat. Acad. Sci. USA, vol. 92, no. 9, pp. 3844-3848, Apr. 1995.
115. D. Somers, S. Nelson, and M. Sur, "An emergent model of orientation selectivity in cat visual cortical simple cells," J. Neurosci., vol. 15, pp. 5448-5465, 1995.
116. A. Bennett, "Large competitive networks," Network, vol. 1, pp. 449-462, 1990.
117. E. Chicca, G. Indiveri, and R. Douglas, "Context dependent amplification of both rate and event-correlation in a VLSI network of spiking neurons," in Advances in Neural Information Processing Systems 19, B. Schölkopf, J. Platt, and T. Hofmann, Eds. Cambridge, MA, USA: MIT Press, Dec. 2007, pp. 257-264.
118. K. Boahen, "Point-to-point connectivity between neuromorphic chips using address-events," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 5, pp. 416-434, May 2000.
119. S. Carrillo, J. Harkin, L. J. McDaid, S. Pande, S. Cawley, B.McGinley McGinley, and F. Morgan, "Hierarchical network-on-chip and traffic compression for spiking neural network implementations," in Proc. 6th IEEE/ACM Int. Symp. Netw. Chip, 2012, pp. 83-90.
120. S. Moradi, N. Imam, R. Manohar, and G. Indiveri, "A memory-efficient routing method for large-scale spiking neural networks," in Proc. IEEE Eur. Conf. Circuit Theory Design, 2013, DOI: 10.1109/ECCTD. 2013.6662203.
121. K. Boahen, "A burst-mode word-serial address-event linkVI: Transmitter design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 7, pp. 1269-1280, Jul. 2004.
122. N. Hatsopoulos, S. Geman, A. Amarasingham, and E. Bienenstock, "At what time scale does the nervous system operate?" Neurocomputing, vol. 52, pp. 25-29, 2003. (Pubitemid 36700493)
123. A. P. Davison, D. Brüderle, J. Eppler, J. Kremkow, E. Muller, D. Pecevski, L. Perrinet, and P. Yger, "PyNN: A common interface for neuronal network simulators. front. neuroinform," Front. Neuroinf., vol. 2, 2008, DOI: 10.3389/neuro.11.011.2008.
124. S. Sheik, F. Stefanini, E. Neftci, E. Chicca, and G. Indiveri, "Systematic configuration and automatic tuning of neuromorphic systems," in Proc. IEEE Int. Symp. Circuits Syst., May 2011, pp. 873-876.
125. C. Patterson, J. Garside, E. Painkras, S. Temple, L. A. Plana, J. Navaridas, T. Sharp, and S. Furber, "Scalable communications for a million-core neural processing architecture," J. Parallel Distrib. Comput., vol. 72, no. 11, pp. 1507-1520, 2012.
126. F. Galluppi, S. Davies, A. Rast, T. Sharp, L. A. Plana, and S. Furber, "A hierarchical configuration system for a massively parallel neural hardware platform," in Proc. ACM 9th Conf. Comput. Front., 2012, pp. 183-192.
127. K. Minkovich, N. Srinivasa, J. Cruz-Albrecht, Y. Cho, and A. Nogin, "Programming time-multiplexed reconfigurable hardware using a scalable neuromorphic compiler," IEEE Trans. Neural Netw. Learn. Syst., vol. 23, no. 6, pp. 889-901, Jun. 2012.
128. R. Preissl, T.M.Wong, P. Datta, M. Flickner, R. Singh, S. K. Esser, W. P. Risk, H. D. Simon, and D. S. Modha, "Compass: A scalable simulator for an architecture for cognitive computing," in Proc. IEEE Int. Conf. High Performance Comput. Netw. Storage Anal., 2012, article 54.
129. T. C. Stewart, B. Tripp, and C. Eliasmith, "Python scripting in the nengo simulator," Front. Neuroinf., vol. 3, 2009, DOI: 10.3389/neuro.11. 007.2009.
130. W. Wulf, E. Cohen, W. Corwin, A. Jones, R. Levin, C. Pierson, and F. Pollack, "Hydra: The kernel of a multiprocessor operating system," Commun. ACM, vol. 17, no. 6, pp. 337-345, 1974.
131. E. Neftci, E. Chicca, G. Indiveri, and R. Douglas, "A systematic method for configuring VLSI networks of spiking neurons," Neural Comput., vol. 23, no. 10, pp. 2457-2497, Oct. 2011.
132. E. Neftci, B. Toth, G. Indiveri, and H. Abarbanel, "Dynamic state and parameter estimation applied to neuromorphic systems," Neural Comput., vol. 24, no. 7, pp. 1669-1694, Jul. 2012.
133. H. Markram and M. Tsodyks, "Redistribution of synaptic efficacy between neocortical pyramidal neurons," Nature, vol. 382, pp. 807-810, 1996. (Pubitemid 26299563)
134. S. Fusi and M. Mattia, "Collective behavior of networks with linear (VLSI) integrate and fire neurons," Neural Comput., vol. 11, pp. 633-652, 1999.
135. M. Giulioni, P. Camilleri, V. Dante, D. Badoni, G. Indiveri, J. Braun, and P. Del Giudice, "A VLSI network of spiking neurons with plastic fully configurable 'stop-learning synapses," in Proc. IEEE Int. Conf. Electron. Circuits Syst., 2008, pp. 678-681.
136. E. Neftci and G. Indiveri, "A device mismatch compensation method for VLSI spiking neural networks," in Proc. IEEE Biomed. Circuits Syst. Conf., 2010, pp. 262-265.
137. T. Massoud and T. Horiuchi, "A neuromorphic VLSI head direction cell system," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 1, pp. 150-163, Jan. 2011.
138. S. Furber and S. Temple, "Neural systems engineering," J. Roy. Soc. Interface, vol. 4, no. 13, pp. 193-206, 2007. (Pubitemid 46513051)
139. K. Boahen, "Neuromorphic microchips," Sci. Amer., vol. 292, no. 5, pp. 56-63, May 2005. (Pubitemid 40642915)
140. R. Sarpeshkar, "Brain powerVBorrowing from biology makes for low power computingVBionic ear," IEEE Spectrum, vol. 43, no. 5, pp. 24-29, May 2006.
141. K. Hynna and K. Boahen, "Nonlinear influence of T-channels in an in silico relay neuron," IEEE Trans. Biomed. Circuits Syst., vol. 56, no. 6, pp. 1734-1743, Jun. 2009.
142. R. Sarpeshkar, T. Delbruck, and C. Mead, "White noise in MOS transistors and resistors," IEEE Circuits Devices Mag., vol. 9, no. 6, pp. 23-29, Nov. 1993.
143. B. Shi, "The effect of mismatch in current-versus voltage-mode resistive grids," Int. J. Circuit Theory Appl., vol. 37, pp. 53-65, 2009.
144. K. Cameron and A. Murray, "Minimizing the effect of process mismatch in a neuromorphic system using spike-timing-dependent adaptation," IEEE Trans. Neural Netw., vol. 19, no. 5, pp. 899-913, May 2008. (Pubitemid 351728824)
145. S. Choudhary, S. Sloan, S. Fok, A. Neckar, E. Trautmann, P. Gao, T. Stewart, C. Eliasmith, and K. Boahen, "Silicon neurons that compute," in Artificial Neural Networks and Machine LearningVICANN 2012, vol. 7552, A. Villa, W. Duch, P. E ́ rdi, F. Masulli, and G. Palm, Eds. Berlin, Germany: Springer-Verlag, 2012, pp. 121-128.
146. T. Delbruck and A. Van Schaik, "Bias current generators with wide dynamic range," Analog Integr. Circuits Signal Process., vol. 43, no. 3, pp. 247-268, 2005. (Pubitemid 40890486)
147. T. Delbruck, R. Berner, P. Lichtsteiner, and C. Dualibe, "32-bit configurable bias current generator with sub-off-current capability," in Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 1647-1650.
148. W. Maass, T. Natschläger, and H. Markram, "Real-time computing without stable states: A new framework for neural computation based on perturbations," Neural Comput., vol. 14, no. 11, pp. 2531-2560, 2002.
149. W. Shew, H. Yang, S. Yu, R. Roy, and D. Plenz, "Information capacity and transmission are maximized in balanced cortical networks with neuronal avalanches," J. Neurosci., vol. 31, no. 1, pp. 55-63, 2011.
150. E. Schneidman, W. Bialek, and M. B. II, "Synergy, redundancy, independence in population codes," J. Neurosci., vol. 23, no. 37, pp. 11539-11553, 2003. (Pubitemid 38021282)
151. R. Jacobs, M. Jordan, S. Nowlan, and G. Hinton, "Adaptive mixtures of local experts," Neural Comput., vol. 3, no. 1, pp. 79-87, 1991.
152. L. Breiman, "Random forests," Mach. Learn., vol. 45, no. 1, pp. 5-32, 2001. (Pubitemid 32933532)
153. S. Fusi, P. Drew, and L. Abbott, "Cascade models of synaptically stored memories," Neuron, vol. 45, pp. 599-611, 2005. (Pubitemid 40253583)
154. S. Fusi, W. Asaad, E. Miller, and X.-J. Wang, "A neural circuit model of flexible sensori-motor mapping: Learning and forgetting," Neuron, vol. 54, no. 2, pp. 319-333, 2007. (Pubitemid 46561200)
155. G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Häfliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen, "Neuromorphic silicon neuron circuits," Front. Neurosci., vol. 5, 2011, DOI: 10.3389/fnins.2011.00073.
156. E. Neftci, E. Chicca, M. Cook, G. Indiveri, and R. Douglas, "State-dependent sensory processing in networks of VLSI spiking neurons," in Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 2789-2792.
157. G. Indiveri, "A low-power adaptive integrate-and-fire neuron circuit," in Proc. IEEE Int. Symp. Circuits Syst., May 2003, pp. 4820-4823.
158. R. Mill, S. Sheik, G. Indiveri, and S. Denham, "A model of stimulus-specific adaptation in neuromorphic analog VLSI," IEEE Trans. Biomed. Circuits Syst., vol. 5, no. 5, pp. 413-419, Oct. 2011.
159. Y. Sandamirskaya and G. Schöner, "An embodied account of serial order: How instabilities drive sequence generation," Neural Netw., vol. 23, no. 10, pp. 1164-1179, 2010.
160. E. Neftci, J. Binas, E. Chicca, G. Indiveri, and R. Douglas, "Systematic construction of finite state automata using VLSI spiking neurons," in Biomimetic and Biohybrid Systems, vol. 7375, T. Prescott, N. Lepora, A. Mura, and P. Verschure, Eds. Berlin, Germany: Springer-Verlag, 2012, pp. 382-383.
161. M. Rigotti, D. B. D. Rubin, X.-J. Wang, and S. Fusi, "Internal representation of task rules by recurrent dynamics: The importance of the diversity of neural responses," Front. Comput. Neurosci., vol. 4, 2010, DOI: 10.3389/fncom.2010.00024.
162. Telluride Neuromorphic Cognition Engineering Workshop. [Online]. Available: http://ine-web.org/workshops/workshops-overview
163. The Capo Caccia Workshops Toward Cognitive Neuromorphic Engineering. [Online]. Available: http://capocaccia.ethz.ch
164. S.-C. Liu and T. Delbruck, "Neuromorphic sensory systems," Current Opinion Neurobiol., vol. 20, no. 3, pp. 288-295, 2010.
165. B. Nessler, M. Pfeiffer, and W. Maass, "STDP enables spiking neurons to detect hidden causes of their inputs Advances in Neural Information Processing Systems 22, Y. Bengio, D. Schuurmans, J. Lafferty, C. I. Williams, and A. Culotta, Eds. Cambridge, MA, USA: MIT Press, 2009, pp. 1357-1365.
166. A. Steimer, W. Maass, and R. Douglas, "Belief propagation in networks of spiking neurons," Neural Comput., vol. 21, pp. 2502-2523, 2009.
167. D. Corneil, D. Sonnleithner, E. Neftci, E. Chicca, M. Cook, G. Indiveri, and R. Douglas, "Real-time inference in a VLSI spiking neural network," in Proc. IEEE Int. Symp. Circuits Syst., 2012, pp. 2425-2428.
168. P. O'Connor, D. Neil, S.-C. Liu, T. Delbruck, and M. Pfeiffer, "Real-time classification and sensor fusion with a spiking deep belief network," Front. Neurosci., vol. 7, 2013, DOI: 10.3389/fnins.2013.00178.
169. E. Neftci, S. Das, B. Pedroni, K. Kreutz-Delgado, and G. Cauwenberghs, "Event-driven contrastive divergence for spiking neuromorphic systems," Front. Neurosci., vol. 7, 2014, DOI: 10.3389/fnins. 2013.00272.
170. J. Krichmar and H. Wagatsuma, Neuromorphic and Brain-Based Robots. Cambridge, U.K.: Cambridge Univ. Press, 2011.
171. P. Merolla, J. Arthur, R. Alvarez, J.-M. Bussat, and K. Boahen, "A multicast tree router for multichip neuromorphic systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 3, pp. 820-833, Mar. 2014.
172. A. P. Alivisatos, M. Chun, G. M. Church, R. J. Greenspan, M. L. Roukes, and R. Yuste, "The brain activity map project and the challenge of functional connectomics," Neuron, vol. 74, no. 6, pp. 970-974, 2012.
173. H. Markram, "The human brain project," Sci. Amer., vol. 306, no. 6, pp. 50-55, 2012.
174. E. McQuinn, P. Datta, M. D. Flickner, W. P. Risk, and D. S. Modha, "Connectivity of a cognitive computer based on the macaque brain," Science, vol. 339, no. 6119, pp. 513-513, 2013.
175. IBM Research, "Cognitive computingV Artifical intelligence meets business intelligence," 2013.
176. Samsung's SAITSamsung Global Research Outreach (GRO) Program, 2013.
177. Brain CorporationBuilding artificial nervous systems: Technology, 2013.
178. G. Indiveri and T. Horiuchi, "Frontiers in neuromorphic engineering," Front. Neurosci., vol. 5, 2011, DOI: 10.3389/fnins.2011. 00118.