The effect of mismatch in current- Versus voltage-mode resistive grids

International Journal of Circuit Theory and Applications

Volumn 37, Issue 1, 2009, Pages 53-65

  Shi, Bertram E ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Analog VLSI; Component mismatch; Neuromorphic engineering; Resistive grid

Indexed keywords

ACTIVE FILTERS;

ANALOG VLSI; COMPONENT MISMATCH; CURRENT-MODE DESIGNS; GRID DESIGNS; IMAGE SMOOTHING; INPUT AND OUTPUTS; MIXED-MODE DESIGNS; NEUROMORPHIC; NEUROMORPHIC ENGINEERING; RELATIVE SENSITIVITIES; RESISTIVE GRID; VERY LARGE-SCALE INTEGRATIONS; VLSI CHIPS; VOLTAGE MODES;

DESIGN;

EID: 59749099514     PISSN: 00989886     EISSN: 1097007X     Source Type: Journal    
DOI: 10.1002/cta.494     Document Type: Article

References (22)

1. Mead CA, Mahowald MA. A silicon model of early visual processing. Neural Networks 1988; 1:91-97.
2. Boahen KA. A retinomorphic chip with parallel pathways: encoding INCREASING, ON, DECREASING, and OFF visual signals. Analog Integrated Circuits and Signal Processing 2002; 30:121-135.
3. Balya D, Petras I, Roska T, Carmona R, Vazquez AR. Implementing the multilayer retinal model on the complex-cell CNN-UM chip prototype. International Journal of Bifurcation and Chaos in Applied Sciences and Engineering 2004; 14:427-451.
4. Carmona-Galan R, Jimenez-Garrido F, Dominguez-Mata CM, Dominguez-Castro R, Meana SE, Petras I, Rodriguez-Vazquez A. Second-order neural core for bioinspired focal-plane dynamic image processing in CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers 2004; 51:913-925.
5. Wu CY, Jiang HC. An improved BJT-based silicon retina with tunable image smoothing capability. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1999; 7:241-248.
6. Venier P. A contrast sensitive silicon retina based on conductance modulation in a diffusion network. International Conference on Microelectronics for Neural Networks, Dresden, Germany, 1997; 145-148.
7. Harris JG, Liu SC, Mathur B. Discarding outliers using a nonlinear resistive network. International Joint Conference on Neural Networks, Seattle, WA, U.S.A., 1991; 239-246.
8. Corinto F, Biey M, Gilli M. Non-linear coupled CNN models for multiscale image analysis. International Journal of Circuit Theory and Applications 2006; 34:77-88.
9. Perona P, Malik J. Scale space and edge detection using anisotropic diffusion. IEEE Computer Society Workshop on Computer Vision, Miami, FL, U.S.A., 1987; 16-27.
10. Koch C, Wang HT, Mathur B, Hsu A, Suarez H. Computing optical flow in resistive networks and in the primate visual system. IEEE Workshop on Visual Motion, Princeton, NJ, U.S.A., 1989; 62-72.
11. Stocker A, Douglas R. Computation of smooth optical flow in a feedback connected optical network. In Advances in Neural Information Processing Systems, vol. 11, Kearns MS, Solla SA, Cohn DA (eds). MIT Press: Cambridge, MA, 1999.
12. Kobayashi H, White JL, Abidi AA. An active resistor network for Gaussian filtering of images. IEEE Journal of Solid-State Circuits 1991; 26:738-748.
13. Raffo L. Resistive network implementing maps of Gabor functions of any phase. Electronics Letters 1995; 31:1913-1914.
14. Shi BE. Gabor-type filtering in space and time with cellular neural networks. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 1998; 45:121-132.
15. Shi BE, Chua LO. Resistive grid image filtering: input/output analysis via the CNN framework. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 1992; 39:531-548.
16. Rodriguez-Vazquez A, Linan-Cembrano G, Carranza L, Roca-Moreno E, Carmona-Galan R, Jimenez-Garrido F, Dominguez-Castro R, Meana SE. ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs. IEEE Transactions on Circuits and Systems I: Regular Papers 2004; 51:851-863.
17. Roska T. Circuits, computers, and beyond Boolean logic. International Journal of Circuit Theory and Applications 2007; 35:485-496.
18. Hui KF, Shi BE. Distortion in analog networks for image filtering. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 1999; 46:1161-1171.
19. Mead C. Analog VLSI and Neural Systems. Addison-Wesley: Reading, MA, 1989.
20. Andreou AG, Boahen KA. Translinear circuits in subthreshold MOS. Analog Integrated Circuits and Signal Processing 1996; 9:141-166.
21. Vittoz EA. Pseudo-resistive networks and their applications to analog collective computation. International Conference on Artificial Neural Networks, 1997; 1133-1150.
22. Umminger CB, Sodini CG. An integrated analog sensor for automatic alignment. IEEE Journal of Solid-State Circuits 1995; 30:1382-1390.