Synapse dynamics in CMOS derived from a model of neurotransmitter release

2011 20th European Conference on Circuit Theory and Design, ECCTD 2011

Volumn , Issue , 2011, Pages 198-201

  Noack, Marko ^a   Mayr, Christian ^a   Partzsch, Johannes ^a   Schüffny, René ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BIOLOGICAL MEASUREMENT; CIRCUIT MODELS; CONFIGURABLE; HIGH ROBUSTNESS; MODEL PARAMETERS; NEUROMORPHIC; NEUROTRANSMITTER RELEASE; PROCESS VARIATION; SIMULATION RESULT; VLSI IMPLEMENTATION;

BRAIN; CIRCUIT THEORY; VLSI CIRCUITS;

COMPUTER SIMULATION;

EID: 80355139616     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCTD.2011.6043316     Document Type: Conference Paper

References (21)

1. L. Grande and W. Spain, "Synaptic depression as a timing device,"Physiol, vol. 20, pp. 201-210, 2005.
2. D. Sussillo, T. Toyoizumi, and W. Maass, "Self-tuning of neural circuits through short-term synaptic plasticity," J Neurophysiol, vol. 97, pp. 4079-4095, 2007. (Pubitemid 47080641)
3. J. Mejias and J. Torres, "Maximum memory capacity on neural networks with short-term synaptic depression and facilitation," Neur Comput, vol. 21, no. 3, pp. 851-871, 2009.
4. R. C. Froemke, I. A. Tsay, M. Raad, J. D. Long, and Y. Dan, "Contribution of individual spikes in burst-induced long-term synaptic modification." J Neurophysiol, vol. 95, no. 3, pp. 1620-1629, 2006.
5. H. Markram, Y. Wang, and M. Tsodyks, "Differential signaling via the same axon of neocortical pyramidal neurons," PNAS, vol. 95, no. 9, pp. 5323-5328, 1998. (Pubitemid 28208596)
6. L. Abbott, G. Wade, and W. Regehr, "Synaptic computation," Nature, vol. 431, no. 14, pp. 796-803, 2004.
7. V. Matveev and X.-J. Wang, "Differential short-term synaptic plasticity and transmission of complex spike trains: to depress or to facilitate?"Cereb Cortex, vol. 10, pp. 1143-1153, 2000.
8. T. Natschläger and W. Maass, "Computing the optimally fitted spike train for a synapse," Neur Comput, vol. 13, pp. 2477-2494, 2001. (Pubitemid 33594580)
9. A. Farajidavar, S. Saeb, and K. Behbehani, "Incorporating synaptic-time-dependent plasticity and dynamic synapse into a computational model of wind-up," Neural Networks, vol. 21, no. 2-3, pp. 241-249, 2008.
10. M. Boegerhausen, P. Suter, and S.-C. Liu, "Modeling short-term synaptic depression in silicon," Neural Computation, vol. 15, no. 2, pp. 331-348, 2003. (Pubitemid 37049824)
11. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI,"Neural Computation, vol. 19, no. 10, pp. 2581-2603, 2007.
12. M. Noack, J. Partzsch, C. Mayr, S. Henker, and R. Schuffny, "Biology-derived synaptic dynamics and optimized system architecture for neuromorphic hardware," in MIXDES, 2010, pp. 219-224.
13. M. Badoual, Q. Zou, A. Davison, M. Rudolph, T. Bal, Y. Fregnac, and A. Destexhe, "Biophysical and phenomenological models of multiple spike interactions in spike-timing dependent plasticity," Int J Neur Sys, vol. 16, no. 2, pp. 79-97, 2006. (Pubitemid 44099466)
14. T. Koickal, A. Hamilton, S. Tan, J. Covington, J. Gardner, and T. Pearce, "Analog VLSI circuit implementation of an adaptive neuromorphic olfaction chip," IEEE TCAS I, vol. 54, no. 1, pp. 60-73, 2007. (Pubitemid 46351019)
15. C. Mayr and J. Partzsch, "Rate and pulse based plasticity governed by local synaptic state variables," Front Syn Neurosci, vol. 2, no. 33, p. 28, 2010.
16. W. Gerstner and W. Kistler, Spiking neuron models: single neurons, populations, plasticity. Cambridge University Press, 2002,
17. S. Mitra, G. Indiveri, and R. Etienne-Cummings, "Synthesis of log-domain integrators for silicon synapses with global parametric control,"in ISCAS, 2010, pp. 97-100.
18. E. Sanchez-Sinencio and J. Silva-Martinez, "CMOS transconductance amplifiers, architectures and active filters: a tutorial," IEE Circuits, Devices and Systems, vol. 147, no. 1, pp. 3 -12, 2000.
19. A. Arnaud and C. Galup-Montoro, "Pico-A/V range CMOS transconductors using series-parallel current division," Electronics Letters, vol. 39, no. 18, pp. 1295 - 1296, 2003.
20. C. Mayr, M. Noack, J. Partzsch, and R. Schuffny, "Replicating experimental spike and rate based neural learning in CMOS," in ISCAS, 2010, pp. 105-108.
21. E. Chicca, G. Indiveri, and R. Douglas, "An adaptive silicon synapse,"in Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, vol. 1, may 2003, pp. I-81 - I-84 vol.1.