Analog VLSI biophysical neurons and synapses with programmable membrane channel kinetics

IEEE Transactions on Biomedical Circuits and Systems

Volumn 4, Issue 3, 2010, Pages 139-148

  Yu, Theodore ^a,b   Cauwenberghs, Gert ^b,c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA SAN DIEGO   (United States)

^c UNIVERSITY OF CALIFORNIA SAN DIEGO   (United States)

Author keywords

Neuromorphic engineering; Reconfigurable neural and synaptic dynamics; Silicon neurons; Subthreshold metal semiconductor (MOS); Translinear circuits

Indexed keywords

METAL SEMICONDUCTORS; NEUROMORPHIC ENGINEERING; RE-CONFIGURABLE; SILICON NEURON; SUBTHRESHOLD; SYNAPTIC DYNAMICS; TRANSLINEAR CIRCUITS;

BIOPHYSICS; DYNAMICS; FUZZY CONTROL; NEURAL NETWORKS; NEURONS; REAL VARIABLES; SEMICONDUCTING SILICON COMPOUNDS;

SEMICONDUCTING SILICON;

EID: 77952918913     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2010.2048566     Document Type: Conference Paper

References (60)

1. C. A. Mead, Analog VLSI and Neural Systems. Reading, MA: Ad-dison-Wesley, 1989.
2. M. Mahowald and R. Douglas, "A silicon neuron," Nature, vol. 354, pp. 515-518, 1991.
3. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, K. Camunas-Mesa, R. Berner, M. Rivas-Perez, T. Delbruck, S. C. Liu, R. Douglas, P. Hafliger, G. Jimenez-Moreno, A. C. Ballcels, T. Serrano-Gotarredona, A. J. Acosta-Jimenez, and B. Linares-Barranco, "CAVIAR: A 45 k neuron, 5 M synapse, 12 G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking," IEEE Trans. Neural Netw., vol. 20, no. 9, pp. 1417-1438, Sep. 2009.
4. S. C. Liu and R. Douglas, "Temporal coding in a silicon network of integrate-and-fire neurons," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1305-1314, Sep. 2004.
5. R. J. Vogelstein, U. Mallik, E. Culurciello, G. Cauwenberghs, and R. Etienne-Cummings, "A multi-chip neuromorphic system for spike-based visual information processing," Neural Comput., vol. 19, no. 9, pp. 2281-2300, 2007.
6. D. Sridharan, B. Percival, J. Arthur, and K. Boahen, "An in-silico neural model of dynamic routing through neuronal coherence," Adv. Neural Inf. Process. Syst., vol. 20, 2008.
7. R. Sarpeshkar, Ultra Low Power Bioelectronics - Fundamentals, Biomedical Applications, and Bio-Inspired Systems. Cambridge, U.K.: Cambridge Univ. Press, 2010.
8. M. C. Hsiao, C. H. Chan, V. Srinivasan, A. Ahuja, G. Erinjippurath, T. P. Zanos, G. Gholmieh, D. Song, J. D. Wills, J. LaCoss, S. Courellis, A. R. Tanguay, J. J. Granacki, V. Z. Marmarelis, and T. W. Berger, "VLSI implementation of a nonlinear neuronal model: A 'Neural Prosthesis' to restore hippocampal trisynaptic dynamics," in Proc. IEEE Eng. Med. Bio Conf., 2006, pp. 4396-4399.
9. R. Z. Shi and T. K. Horiuchi, "A neuromorphic VLSI model of bat interaural level difference processing for azimuthal echolocation," IEEE Trans. Circuits Syst. I, vol. 54, no. 1, pp. 74-88, Jan. 2007.
10. T. A. Hudson, J. A. Bragg, P. Hasler, and S. P. DeWeerth, "An analog VLSI model of muscular contraction," IEEE Trans. Circuits Syst. II: Analog and Digital Signal Process., vol. 50, no. 7, pp. 329-342, Jul. 2003.
11. R. J. Vogelstein, F. Tenore, L. Guevremont, R. Etienne-Cummings, and V. K. Mushahwar, "A silicon central pattern generator controls locomotion in vivo," IEEE Trans. Biomed. Circuits Syst., vol. 2, no. 3, pp. 212-222, Sep. 2008.
12. V. Aggarwal, S. Acharya, F. Tenore, H. C. Shin, R. Etienne-Cummings, and N. V. Thakor, "Asynchronous decoding of dexterous finger movements using M1 neurons," IEEE Trans. Neural Syst. Rehab. Eng., vol. 16, no. 1, pp. 3-14, Feb. 2008.
13. E. Kandel, J. Schwartz, and T. Jessell, Principles of Neural Science. New York: McGraw-Hill Medical, 2000.
14. A. L. Hogdkin and A. F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve," J. Physiol., vol. 117, pp. 500-544, 1952.
15. B. Linares-Barranco, E. Sanchez-Sinencio, A. Rodriguez-Vazquez, and J. L. Huertas, "A CMOS implementation of FitzHugh-Nagumo neuron model," IEEE J. Solid-State Circuits, vol. 26, no. 7, pp. 956-965, Jul. 1991.
16. D. Dupeyron, S. Le Masson, Y. Deval, G. Le Masson, and J. Dom, "A BiCMOS implementation of the Hodgkin-Huxley formalism," in Proc. 5th Int. Conf. Microelectronics for Neural Networks and Fuzzy Systems, 1996, pp. 311-316.
17. J. Georgiou, E. M. Drakakis, C. Toumazou, and P. Premanoj, "An analogue micropower log-domain silicon circuit for the Hodgkin and Huxley nerve axon," in Proc. IEEE Int. Symp. Circuits Syst., 1999, vol. 2, pp. 286-289.
18. M. F. Simoni, G. S. Cymbalyuk, M. E. Sorensen, R. L. Calabrese, and S. P. DeWeerth, "A multiconductance silicon neuron with biologically matched dynamics," IEEE Trans. Biomed. Eng., vol. 51, no. 2, pp. 342-354, Feb. 2004.
19. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address-events," IEEE Trans. Circuits Syst. II, vol. 47, no. 5, pp. 416-434, May 2000.
20. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, Jan. 2006.
21. D. Badoni, M. Giulioni, V. Dante, and P. Del Giudice, "An aVLSI recurrent network of spiking neurons with reconfigurable and plastic synapses," in Proc. IEEE ISCAS, 2006, pp. 1227-1230.
22. R. J. Vogelstein, U. Mallik, J. T. Vogelstein, and G. Cauwenberghs, "Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses," IEEE Trans. Neural Netw., vol. 18, no. 1, pp. 253-265, Jan. 2007.
23. R. Serrano-Gotarredona, T. Serrano-Gotarredona, A. Acosta-Jimenez, C. Serrano-Gotarredona, J. A. Perez-Carrasco, B. Linares-Barranco, A. Linares-Barranco, G. Jimenez-Moreno, and A. Civit-Ballcels, "On real-time AER 2-D convolutions hardware for neuromorphic spike-based cortical processing," IEEE Trans. Neural Netw., vol. 19, no. 7, pp. 1196-1219, Jul. 2008.
24. S. Mitra, S. Fusi, and G. Indiveri, "Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI," IEEE Trans. Biomed.Circuits Syst., vol. 3, no. 1, pp. 32-42, Feb. 2009.
25. P. Livi and G. Indiveri, "A current-mode conductance-based silicon neuron for address-event neuromorphic systems," in Proc. IEEE ISCAS, 2009, pp. 2898-2901.
26. V. Chan, S. C. Liu, and A. van Schaik, "AER EAR: A matched silicon cochlea pair with address event representation interface," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 54, no. 1, pp. 48-59, Jan. 2007.
27. J. Costas-Santos, T. Serrano-Gotarredona, R. Serrano-Gotarredona, and B. Linares-Barranco, "A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 54, no. 7, pp. 1444-1458, Jul. 2007.
28. H. Yang and R. Sarpeshkar, "A bio-inspired ultra-energy-efficient analog-to-digital converter for biomedical applications," IEEE Trans. Circuits Syst. I, vol. 53, no. 11, pp. 2349-2356, Nov. 2006.
29. Y. Wong, P. Xu, and P. Abshire, "Ultra-low spike rate silicon neuron," in Proc. IEEE Biomedical Circuits Systems Conf., 2007, pp. 95-98.
30. A. van Schaik, "Building blocks for electronic spiking neural networks," Neural Netw., vol. 14, no. 6-7, pp. 617-628, Jul.-Sep. 2001.
31. E. Farquhar and P. Hasler, "A bio-physically inspired silicon neuron," IEEE Trans. Circuits Syst. 1: Reg. Papers, vol. 52, no. 3, pp. 477-488, Mar. 2005.
32. S. Saighi, Y. Bornat, J. Tomas, and S. Renaud, "Neuromimetic ICs and system for parameters extraction in biological neuron models," in Proc. IEEE ISCAS, 2006, pp. 4207-4211.
33. K. Hynna and K. Boahen, "Thermodynamically equivalent silicon models of voltage-dependent ion channels," Neural Comput., vol. 19, pp. 327-350, 2007.
34. E. M. Izhikevich, "Simple model of spiking neurons," IEEE Trans. Neural Netw., vol. 14, no. 6, pp. 1569-1572, Nov. 2003.
35. J. Wijekoon and P. Dudek, "Spiking and bursting firing patterns of a compact VLSI cortical neuron circuit," in Proc. Int. Joint Conf. Neural Networks, 2007, pp. 1332-1337.
36. A. Basu, C. Petre, and P. Hasler, "Bifurcations in a silicon neuron," in Proc. IEEE ISCAS, pp. 428-431.
37. A. Cassidy and A. G. Andreou, "Dynamical digital silicon neurons," in Proc. IEEE BioCAS, 2008, pp. 289-292.
38. F. Folowosele, A. Harrison, A. Cassidy, A. Andreou, R. Etienne-Cummings, S. Mihalas, E. Niebur, and T. Hamilton, "A switched capacitor implementation of the generalized linear integrate-and-fire neuron," in Proc. IEEE ISCAS, 2009, pp. 2149-2152.
39. E. Chicca, G. Indiveri, and R. Douglas, "An adaptive silicon synapse," in Proc. IEEE ISCAS, 2003, pp. I-81-I-84.
40. J. Schemmel, A. Grubl, K. Meier, and E. Mueller, "Implementing synaptic plasticity in a VLSI spiking neural network model," in Proc. IEEE IJCNN, 2006, pp. 1-6, IEEE Press.
41. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Comput., no. 19, pp. 2581-2603, 2007.
42. Z. Yang, A. Murray, and J. Huo, "Deterministic coincidence detection and adaptation via delayed inputs," in ICANN (Part 2), 2008, pp. 453-461.
43. A. Basu, S. Ramakrishnan, C. Petre, S. Koziol, S. Brink, and P. Hasler, "Neural dynamics in reconfigurable silicon," IEEE Trans. Biomed. Circuits Syst., 2009, to be published.
44. Y. Wang and S. C. Liu, "Input evoked nonlinearities in silicon dendritic circuits," in Proc. IEEE ISCAS, 2009, pp. 2894-2897.
45. K. Kotani, T. Shibata, and T. Ohmi, "Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections," in Proc. Int. Electron Devices Meeting Tech. Digest., Dec. 13-16, 1992, pp. 431-434.
46. G. Cauwenberghs, C. F. Neugebauer, and A. Yariv, "Analysis and verification of an analog VLSI incremental outer-product learning system," IEEE Trans. Neural Netw., vol. 3, no. 3, pp. 488-497, May 1992.
47. P. Hafliger and C. Rasche, "Floating gate analog memory for parameter and variable storage in a learning silicon neuron," in Proc. IEEE ISCAS, 1999, pp. 416-419.
48. R. R. Harrison, J. A. Bragg, P. Hasler, B. A. Minch, and S. P. Deweerth, "A CMOS programmable analog memory-cell array using floating-gate circuits," IEEE Trans. Circuits Syst. II: Analog Digital Signal Process., vol. 48, no. 1, pp. 4-11, Jan. 2001.
49. F. Tenore, R. J. Vogelstein, R. Etienne-Cummings, G. Cauwenberghs, and P. Hasler, "A floating-gate programmable array of silicon neurons for central pattern generating networks," in Proc. IEEE ISCAS, 2006, pp. 3157-3160.
50. S. C. Liu and R. Mockel, "Temporally learning floating-gate VLSI synapses," in Proc. IEEE ISCAS, 2008, pp. 2154-2157.
51. M. Pankaala, M. Laiho, and P. Hasler, "Compact floating-gate learning array with STDP," in Proc. Int. Joint Conf. Neural Networks, 2009, pp. 2409-2415.
52. G. Cauwenberghs and A. Yariv, "Fault-tolerant dynamic multi-level storage in analog VLSI," IEEE Trans. Circuits Syst. II: Analog and Digital Signal Process., vol. 41, no. 12, pp. 827-829, Dec. 1994.
53. T. Yu and G. Cauwenberghs, "Analog VLSI neuromorphic network with programmable membrane channel kinetics," in Proc. IEEE Int. Symp. Circuits and Systems, 2009, pp. 349-352.
54. T. Yu and G. Cauwenberghs, "Biophysical synaptic dynamics in an analog VLSI network of Hodgkin-Huxley neurons," in Proc. IEEE Eng. Med. Biol. Conf., 2009, vol. 1, pp. 3335-3338.
55. A. Destexhe, Z. F. Mainen, and T. J. Sejnowski, "Synthesis of models for excitable membranes, synaptic transmission and neuromodulation using a common kinetic formalism," J. Comp. Neurosci., vol. 1, pp. 195-230, 1994.
56. A. Andreou and K. Boahen, "Translinear circuits in subthreshold MOS," Analog Integr. Circuits Signal Process., vol. 9, pp. 141-166, 1996.
57. T. Serrano-Gotarredona, B. Linares-Barranco, and A. G. Andreou, "A general translinear principle for subthreshold MOS transistors," IEEE Trans. Circuits Syst. I: Fundam. Theory Appl., vol. 46, no. 5, pp. 607-616, May 1999.
58. P. M. Furth and A. G. Andreou, "Linearised differential transconductors in subthreshold CMOS," Electron. Lett. Online, vol. 31, no. 7, pp. 545-546, 1995.
59. T. Edwards and G. Cauwenberghs, "Synthesis of log-domain filters from first-order building blocks," J. Analog Integr. Circuits Signal Process., vol. 22, pp. 177-186, 2000.
60. A. Manwani and C. Koch, "Detecting and estimating signals in noisy cable structures, I: Neuronal noise sources," Neural Comput., vol. 11, pp. 1797-1829, 1999.