Classification of correlated patterns with a configurable analog VLSI neural network of spiking neurons and self-regulating plastic synapses

Neural Computation

Volumn 21, Issue 11, 2009, Pages 3106-3129

  Giulioni, Massimilian ^a   Pannunzi, Mario ^a,b   Badoni, Davide ^c   Dante, Vittorio ^a,c   Del Giudice, Paolo ^a,c  

^a ISTITUTO SUPERIORE DI SANITÀ   (Italy)

^b UNIVERSITAT POMPEU FABRA   (Spain)

^c INFN SEZIONE DI ROMA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ARTICLE; ARTIFICIAL NEURAL NETWORK; BIOLOGICAL MODEL; CALCIUM SIGNALING; COMPUTER SYSTEM; EVOKED RESPONSE; HUMAN; LEARNING; LONG TERM POTENTIATION; MICROCOMPUTER; NERVE CELL; NERVE CELL PLASTICITY; PHYSIOLOGY; SYNAPSE;

CALCIUM SIGNALING; COMPUTER SYSTEMS; EVOKED POTENTIALS; HUMANS; LEARNING; LONG-TERM POTENTIATION; MICROCOMPUTERS; MODELS, NEUROLOGICAL; NEURAL NETWORKS (COMPUTER); NEURONAL PLASTICITY; NEURONS; SYNAPSES;

EID: 77953735451     PISSN: 08997667     EISSN: 1530888X     Source Type: Journal    
DOI: 10.1162/neco.2009.08-07-599     Document Type: Article

References (25)

1. Amit, D., & Fusi, S. (1994). Learning in neural networks with material synapses. Neural Computation, 6, 957-982.
2. Amit, D., & Mongillo, G. (2003). Spike-driven synaptic dynamics generating working memory states. Neural Computation, 15, 565-596.
3. Badoni, D., Giulioni, M., Dante, V., & Del Giudice, P. (2006). An aVLSI recurrent network of spiking neurons with reconfigurable and plastic synapses. In Proc. IEEE International Symposium on Circuits and Systems ISCAS06. Piscataway, NJ: IEEE Press.
4. Boahen, K. (1998). Communicating neuronal ensambles between neuromorphic chips. In T.S. Lande (Ed.), Neuromorphic systems engineering (pp. 229-259). Norwell, MA: Kluwer Academic.
5. Brader, J., Senn, W., & Fusi, S. (2007). Learning real world stimuli in a neural network with spike driven synaptic dynamics. Neural Computation, 19, 2881-2912.
6. Chicca, E., Badoni, D., Dante, V., D'Andreagiovanni, M., Salina, G., Carota, L., et al. (2003). A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long term memory. IEEE Transactions on Neural Networks, 14(5), 1297-1307.
7. Chicca, E., Dante, V., Whatley, A., Lichtsteiner, P., Delbruck, T., Indiveri, G., et al. (2007). Multi-chip pulse based neuromorphic infrastructure and its application to a cortical model of orentiation selectivity. IEEE Transactions on Circuits and Systems I, 54(5), 981-993.
8. Dante, V., Del Giudice, P., & Whatley, A.M. (2005). Hardware and software for interfacing to address-event based neuromorphic systems. Neuromorphic Engineer Newsletter, 2(1), 5-6.
9. Del Giudice, P., Fusi, S., & Mattia, M. (2003). Modeling the formation of work- ing memory with networks of integrate-and-fire neurons connected by plastic synapses. Journal of Physiology Paris, 97, 659-681.
10. Dirscherl, G., Schottky, B., & Krey, U. (1998). Generalizing with perceptrons in the case of structured phase- and pattern-spaces. Journal of Physics A, 31, 2519-2540.
11. Fusi, S. (2002). Hebbian spike-driven synaptic plasticity for learning patterns of mean firing rates. Biological Cybernetics, 87, 459-470.
12. Fusi, S., Annunziato, M., Badoni, D., Salamon, A., & Amit, D. (2000). Spike-driven synaptic plasticity: Theory, simulation, VLSI implementation. Neural Computation, 12, 2227-2258.
13. Fusi, S., & Mattia, M. (1999). Collective behavior of networks with linear (VLSI) integrate and fire neurons. Neural Computation, 11, 633-652.
14. Giulioni, M., Camilleri, P., Dante, V., Badoni, D., Indiveri, G., Braun, J. et al. (2008). A VLSI network of spiking neurons with plastic fully configurable "stop-learning" synapses. In Proc. IEEE International Conference on Electronics, Circuits and Systems 2008. Piscataway, NJ: IEEE Press.
15. Indiveri, G. (2003). A low-power adaptive integrate-and-fire neuron circuit. In Proc. IEEE International Symposium on Circuits and Systems. Piscataway, NJ: IEEE Press.
16. Lazzaro, J., Mahowald, M., Sivilotti, M., & Gillespie, D. (1993). Silicon auditory processors as computer peripherals. IEEE Transactions on Neural Networks, 4, 523-528.
17. Liu, S.C., Kramer, J., Indiveri, G., Delbruck, T., & Douglas, R. (2002). Analog VLSI: Circuits and principles. Cambridge, MA: MIT Press.
18. Lopez, B., Schroder, M., & Opper, M. (1995). Storage of correlated patterns in a perceptron. Journal of Physics A, 28, L447-L452.
19. Mahowald, M. (1992). VlSI analogs of neuronal visual processing: A synthesis of form and function. Unpublished doctoral dissertation, California Institute of Technology.
20. Mead, C. (1989). Analog VLSI and neural systems. Reading, MA: Addison-Wesley.
21. Mitra, S., Fusi, S., & Indiveri, G. (2006). A VLSI spike-driven dynamic synapse which learns only when necessary. In Proc. IEEE international symposium on circuits and systems (pp. 2777-2780). Piscataway, NJ: IEEE Press.
22. Mitra, S., Indiveri, G., & Fusi, S. (2007). Learning to classify complex patterns using a VLSI network of spiking neurons. In J.C. Platt, D. Koller, Y. Singer, & S. Roweis (Eds.), Advances in neural information processing systems, 20. Cambridge, MA: MIT Press.
23. Senn, W., & Fusi, S. (2005). Learning only when necessary: Better memories of correlated patterns in networks with bounded synapses. Neural Computation, 17, 2106-2138.
24. Tarkowski, W., & Lewenstein, M. (1993). Learning from correlated examples in a perceptron. Journal of Physics A, 26, 3669-3679.
25. Tsodyks, M., & Feigelman, M. (1988). Enhanced storage capacity in neural networks with low level of activity. Europhysics Letters, 6, 101.