A multicast tree router for multichip neuromorphic systems

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 61, Issue 3, 2014, Pages 820-833

  Merolla, Paul ^a   Arthur, John ^a   Alvarez, Rodrigo ^a   Bussat, Jean Marie ^a   Boahen, Kwabena ^b  

^a STANFORD UNIVERSITY   (United States)

^b Stanford University   (United States)

Author keywords

Asynchronous; Deadlock; Multicast; Neuromorphic; Router; Tree network; VLSI

Indexed keywords

FORESTRY; MICROPROCESSOR CHIPS; MULTICASTING; NETWORK ROUTING; VLSI CIRCUITS;

ASYNCHRONOUS; DEADLOCK; NEUROMORPHIC; TREE NETWORK; VLSI;

ROUTERS;

ALGORITHMS; ELECTRIC CIRCUITS; FORESTRY; INTERNET;

EID: 84895919380     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2013.2284184     Document Type: Article

References (44)

1. C. Mead, Analog VLSI and Neural Systems. Reading, MA, USA: Addison- Wesley, 1989.
2. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling, " in Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA'11), New York, pp. 365-376.
3. A. Cassidy and A. G. Andreou, "Dynamical digital silicon neurons, " in Proc. IEEE Biomed. Circuits Syst. Conf. 2008 (BioCAS 2008), pp. 289-292.
4. P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, and D. Modha, "A digital neurosynaptic core using embedded crossbar memory with 45 pj per spike in 45 nm, " in Proc. 2011 IEEE Custom Integr. Circuits Conf. (CICC), pp. 1-4.
5. M. Mahowald, An Analog VLSI System for Stereoscopic Vision. Norwell, MA, USA: Kluwer Academic, 1994.
6. M. Sivilotti, "Wiring considerations in analog VLSI systems, with application to field-programmable networks, " Ph. D. thesis, California Institute of Technology, Pasadena, CA, USA, 1991.
7. K. A. Boahen, "A burst-mode word-serial address-event link I: Transmitter design, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 7, pp. 1269-1280, 2004.
8. K. A. Boahen, "A burst-mode word-serial address-event link II: Receiver design, " IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 7, pp. 1281-1292, 2004.
9. J. Lin, P. Merolla, J. Arthur, and K. Boahen, "Programmable connections in neuromorphic grids, " in Proc. 49th IEEE Midwest Symp. Circuits Syst. , 2006.
10. S. Bamford, A. Murray, and D. Willshaw, "Large developing receptive fields using a distributed and locally reprogrammable address-event receiver, " IEEE Trans. Neural Netw. , vol. 21, no. 2, pp. 286-304, 2010.
11. P. A. Merolla, J. V. Arthur, B. E. Shi, and K. A. Boahen, "Expandable networks for neuromorphic chips, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 301-311, 2007. (Pubitemid 46444261)
12. G. N. Patel, M. S. Reid, D. E. Schimmel, and S. P. DeWeerth, "An asynchronous architecture for modeling intersegmental neural communication, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 14, no. 2, pp. 97-110, 2006.
13. A. Andreou and K. Boahen, "Translinear circuits in subthresholdmos, " Analog Integr. Circuits Signal Process. , vol. 9, no. 2, pp. 141-166, 1996.
14. K. Zaghloul and K. Boahen, "Optic nerve signals in a neuromorphic chip i: Outer and inner retina models, " IEEE Trans. Biomed. Eng. , vol. 51, no. 4, pp. 657-666, 2004. (Pubitemid 38375141)
15. P. Lichtsteiner, C. Posch, and T. Delbruck, "A 128 128 120 db 15 us latency asynchronous temporal contrast vision sensor, " IEEE J. Solid State Circuits, vol. 43, no. 2, pp. 566-576, 2008. (Pubitemid 351190224)
16. B. Wen and K. Boahen, "A silicon cochlea with active coupling, " IEEE Trans. Biomed. Circuits Syst. , vol. 3, no. 6, pp. 444-455, Dec. 2009.
17. T. Choi, P. Merolla, J. Arthur, K. Boahen, and B. Shi, "Neuromorphic implementation of orientation hypercolumns, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 3, pp. 1049-1060, Jun. 2005. (Pubitemid 40970277)
18. R. Serrano-Gotarredona, T. Serrano-Gotarredona, A. Acosta-Jiménez, C. Serrano-Gotarredona, J. A. Pérez-Carrasco, B. Linares-Barranco, A. Linares-Barranco, G. Jiménez-Moreno, and A. Civit-Ballcels, "On real-time aer 2-d convolutions hardware for neuromorphic spike-based cortical processing, " IEEE Trans. Neural Netw. , vol. 19, no. 7, pp. 1196-1219, 2008.
19. J. Arthur and K. Boahen, "Recurrently connected silicon neurons with active dendrites for one-shot learning, " in Proc. Int. Joint Conf. Neural Netw. (IJCNN'04), pp. 1699-1704.
20. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, L. Camunas-Mesa, R. Berner, M. Rivas-Perez, T. Delbruck, S. -C. Liu, R. Douglas, P. Hafliger, G. Jimenez-Moreno, A. Ballcels, T. Serrano-Gotarredona, A. Acosta-Jimenez, and B. Linares-Barranco, "Caviar: A 45 k neuron, 5 m synapse, 12 g connects/s aer hardware sensory 2013 processing learning actuating system for high-speed visual object recognition and tracking, " IEEE Trans. Neural Netw. , vol. 20, no. 9, pp. 1417-1438, Sep. 2009.
21. J. Navaridas, M. Luján, J. Miguel-Alonso, L. Plana, and S. Furber, "Understanding the interconnection network of spinnaker, " in Proc. 23rd Int. Conf. Supercomput. (ICS'09), New York, pp. 286-295.
22. C. Zamarreno-Ramos, A. Linares-Barranco, T. Serrano-Gotarredona, and B. Linares-Barranco, "Multicasting mesh AER: A scalable assembly approach for reconfigurable neuromorphic structured aer systems. application to ConvNets, " IEEE Trans. Biomed. Circuits Syst. , vol. 7, no. 1, pp. 82-102, Feb. 2013.
23. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA, USA: Morgan Kaufmann, 2004.
24. R. Boppana, S. Chalasani, and C. Raghavendra, "On multicast wormhole routing in multicomputer networks, " in Proc. Symp. Parallel Distrib. Process. , 1994, pp. 722-729.
25. A. Despain and D. Patterson, "X-tree: A structured multiprocessor computer architecture, " in Proc. IEEE 5th Annu. Symp. Comput. Arch. , 1978, pp. 144-51. (Pubitemid 8622181)
26. S. Browning, "The Tree Machine: A highly concurrent computing environment, " California Institute of Technology, Pasadena, CA, USA, Tech. Rep. Caltech-CS-TR-80-3760, 1980.
27. E. Horowitz and A. Zorat, "The binary tree as an interconnection network: Applications to multiprocessor systems and VLSI, " IEEE Trans. Comput. , vol. C-30, no. 4, pp. 247-253, 1981.
28. S. Joshi, S. Deiss, M. Arnold, J. Park, T. Yu, and G. Cauwenberghs, "Scalable event routing in hierarchical neural array architecture with global synaptic connectivity, " in Proc. 2010 12th Int. Workshop Cellular Nanoscale Netw. Their Appl. (CNNA), Feb. 2010, pp. 1-6.
29. A. Joubert, B. Belhadj, O. Temam, and R. Heliot, "Hardware spiking neurons design: Analog or digital?, " in Proc. 2012 Int. Joint Conf. Neural Netw. (IJCNN), Jun. 2012.
30. F. Samman, T. Hollstein, and M. Glesner, "Adaptive and deadlock-free tree-based multicast routing for networks-on-chip, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 18, no. 7, pp. 1067-1080, 2010.
31. W. Dally and C. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks, " IEEE Trans. Comput. , vol. C-36, no. 5, pp. 547-53, 1987. (Pubitemid 17582504)
32. A. Martin, Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits. Boston, MA, USA: Addison-Wesley, 1990, pp. 1-64, UT Year of Programming Series.
33. A. Lines, "Pipelined asynchronous circuits, " M. S. thesis, California Institute of Technology, Pasadena, CA, USA, 1998.
34. A. Martin and M. Nystrom, "Asynchronous techniques for system-onchip design, " Proc. IEEE, vol. 94, no. 6, pp. 1089-120, 2006.
35. A. Chandrasekaran and K. Boahen, "A 1-change-in-4 delay-insensitive interchip link, " in Proc. IEEE Int. Symp. Circuits Syst. , Piscataway, NJ, USA, May 2010, pp. 3216-3219, IEEE Press.
36. R. Silver, K. Boahen, S. Grillner, N. Kopell, and K. Olsen, "Neurotech for neuroscience: Unifying concepts, organizing principles, and emerging tools, " J. Neurosci. , vol. 27, no. 44, pp. 11807-11819, 2007. (Pubitemid 350072090)
37. J. Lin and K. Boahen, "A delay-insensitive address-event link, " in Proc. 15th IEEE Symp. Asynchronous Circuits Syst. 2009 (ASYNC'09), pp. 55-62.
38. L. Kleinrock, Queueing Systems. New York: Wiley, 1976.
39. S. Choudhary, S. Sloan, S. Fok, A. Neckar, E. Trautmann, P. Gao, T. Stewart, C. Eliasmith, and K. Boahen, "Silicon neurons that compute, " in Artificial Neural Networks and Machine Learning-ICANN 2012. New York: Springer, 2012, pp. 121-128.
40. S. Furber, D. Lester, L. Plana, J. Garside, E. Painkras, S. Temple, and A. Brown, "Overview of the spinnaker system architecture, " IEEE Trans. Comput. , 2012 [Online]. Available: http://ieeexplore. ieee. org
41. S. Scholze, S. Schiefer, J. Partzsch, S. Hartmann, C. Mayr, S. Höppner, H. Eisenreich, S. Henker, B. Vogginger, and R. Schüffny, "Vlsi implementation of a 2. 8 gevent/s packet based aer interface with routing and event sorting functionality, " Frontiers Neurosci. , vol. 5, no. 117, 2011.
42. J. Park, T. Yu, C. Maier, S. Joshi, and G. Cauwenberghs, "Live demonstration: Hierarchical address-event routing architecture for reconfigurable large scale neuromorphic systems, " in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2012, pp. 707-711.
43. P. Gao, B. Benjamin, and K. Boahen, "Dynamical system guided mapping of quantitative neuronal models onto neuromorphic hardware, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 10, pp. 2383-2394, 2012.
44. B. Benjamin, J. Authur, P. Gao, P. Merolla, and K. Boahen, "A superposablej silicon synapse with programmable reversal potential, " in Proc. Int. Conf. IEEE Eng. Med. Biol. Soc. (EMBC), Aug. 2012.