VLSI circuits implementing computational models of neocortical circuits

Journal of Neuroscience Methods

Volumn 210, Issue 1, 2012, Pages 93-109

  Wijekoon, Jayawan H B ^a   Dudek, Piotr ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Computing architecture; Mixed signal VLSI; Neocortex; Neural circuits; Neuromorphic; Silicon neuron; Silicon synapse; Spiking and bursting

Indexed keywords

ARTICLE; COGNITION; COMPUTER MODEL; COMPUTING ARCHITECTURE; DEVICES; MIXED SIGNAL VERY LARGE SCALE OF INTEGRATION INTEGRATED CIRCUIT; NEOCORTEX; NERVE CELL; NEUROSCIENCE; PRIORITY JOURNAL; SYNAPSE;

ACTION POTENTIALS; ARTIFICIAL INTELLIGENCE; COMPUTER SIMULATION; COMPUTERS; HUMANS; MODELS, NEUROLOGICAL; NEOCORTEX; NEURAL NETWORKS (COMPUTER); NEURONAL PLASTICITY; NEURONS; NONLINEAR DYNAMICS; SYNAPSES;

EID: 84865738589     PISSN: 01650270     EISSN: 1872678X     Source Type: Journal    
DOI: 10.1016/j.jneumeth.2012.01.019     Document Type: Article

References (70)

1. Abbott L.F., Varela J.A., Sen K., Nelson S.B. Synaptic depression and cortical gain control. Science 1997, 275(5297):221-224.
2. Ananthanarayanan R., Esser S.K., Simon H.D., Modha D.S. The cat is out of the bag: cortical simulations with 109 neurons and 1013 synapses. Supercomputing 09: proceedings of the ACM/IEEE SC2009 conference on high performance networking and computing 2009, 14-20.
3. Arthur J.V., Boahen K. Recurrently connected silicon neurons with active dendrites for one-shot learning. IEEE Int Joint Conf Neural Networks 2004, 3:1699-1704.
4. Ascoli G.A., Alonso-Nanclares L., Anderson S.A., Barrionuevo G., Benavides-Piccione R., Burkhalter A., et al. Petilla terminology: nomenclature of features of GABAergic interneurons of the cerebral cortex. Nat Rev Neurosci 2008, 9(7):557-568.
5. Bi G.-Q., Poo M.-M. Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. J Neurosci 1998, 18:10464-10472.
6. Boahen K. Point to point connectivity between neuromorphic chips using address-events. IEEE Trans Circuits Syst 2000, 47(5):416-434.
7. Bofill-i Petit A., Murray A.F. Synchrony detection and amplification by silicon neurons with stdp synapses. IEEE Trans Neural Netw 2004, 15:1296-1304.
8. Brumby S.P., Galbraith A.E., Ham M., Kenyon G., George J.S. Visual cortex on a chip: large-scale, real-time functional models of mammalian visual cortex on a GPGPU. GPU technology conference 2010, 20-23.
9. Connors B.W., Gutnick M.J. Intrinsic firing patterns of diverse neocortical neurons. Trends Neosci 1990, 13(3):99-104.
10. Destexhe A., Crunelli V. Methods for computational neuroscience. J Neurosci Methods 2008, 169(2):269-270.
11. Farquhar E., Hasler P. A bio-physically inspired silicon neuron. Regular Papers. IEEE Trans Circuits Syst I 2005, 52(3):477-488.
12. Fasnacht D.B., Indiveri G. A PCI based high-fanout AER mapper with 2GiB RAM look-up table, 0.8μs latency and 66MHz output event-rate. Proceedings of conference on information sciences and systems 2011, 1-6.
13. Fellous J.M., Suri R.E. The Roles of Dopamine. Hand book of brain theory and neural networks 2003, 361-365. MIT Press, Cambridge, MA. 2nd. M.A. Arbib (Ed.).
14. Fidjeland A.K., Shanahan M.P. Accelerated simulation of spiking neural networks using GPUs. Proc IEEE World Congress Comput Intell 2010, 536-543.
15. Giulioni M., Camilleri P., Dante V., Badoni D., Indiveri G., Braun J., et al. A VLSI network of spiking neurons with plastic fully configurable stop-learning synapses. IEEE Int Conf Electron Circuits Syst 2008, 678-681.
16. Hafliger P., Mahowald M., Watts L. A spike-based learning neuron in analog VLSI. Advances in neural information processing systems 1997, vol. 9:692.
17. Indiveri G. A low-power adaptive integrate-and-fire neuron circuit. IEEE Int Symp Circuits Syst 2003, 820-823.
18. Indiveri G., Linares-Barranco B., Hamilton T.J., van Schaik A., Etienne-Cummings R., Delbruck T., et al. Neuromorphic silicon neuron circuits. J Front Neuromorp Eng 2011, 5:1-23.
19. Indiveri G., Chicca E., Douglas R.A. VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans Neural Netw 2006, 17:211-221.
20. Izhikevich E.M. Simple model of spiking neurons. IEEE Trans Neural Netw 2003, 14(6):1569-1572.
21. Izhikevich E.M. Solving the distal reward problem through linkage of STDP and dopamine signaling. Cereb Cortex 2007, 17:2443-2452.
22. Jin X., Lujan M., Plana L.A., Davies S., Temple S., Furber S. Modeling spiking neural networks on SpiNNaker. Comput Sci Eng 2010, 12(5):91-97.
23. Koickal T.J., Hamilton A., Tan S.L., Covington J.A., Gardner J.W., Pearce T.C. Analog VLSI circuit implementation of an adaptive neuromorphic olfaction chip. IEEE Trans Circuits Syst I: Regular Papers 2007, 54(1):60-73.
24. LeMasson G., Renaud S., Debay D., Bal T. Feedback inhibition controls spike transfer in hybrid thalamic circuits. Nature 2002, 4178:854-858.
25. Lichtsteiner P., Delbruck T. A 64×64 AER logarithmic temporal derivative silicon retina. Res Microelectron Electron 2005, 2:202-205.
26. Lin J., Merolla P., Arthur J., Boahen K. Programmable connections in neuromorphic grids. 49th IEEE midwest symposium on circuits and systems 2006, 80-84. IEEE Press.
27. Linares-Barranco B., Sanchez-Sinencio E., Rodriguez-Vazquez A., Huertas J.L. A CMOS implementation of FitzHugh-Nagumo neuron model. IEEE J Solid State Circuits 1991, 26(7):956-965.
28. Linares-Barranco B., Serrano-Gotarredona T. Memristance can explain spike-time-dependent-plasticity in neural synapses. Nature proceedings 2009.
29. Liu S.C., van Schaik A., Minch B., Delbruck T. Event-based 64-channel binaural silicon cochlea with Q enhancement mechanisms. IEEE Int Symposium Circuits Systems 2010, 2027-2030.
30. Mahowald M.A., Douglas R. A silicon neuron. Nature 1991, 354(6354):515-518.
31. Markram H., Toledo-Rodriguez M., Wang Y., Gupta A., Silberberg G., Wu C. Interneurons of the neocortical inhibitory system. Nat Rev Neurosci 2004, 5:793-807.
32. Markram H. The blue brain project. Nat Rev Neurosci 2006, 7(2):153-160.
33. Mead C.A. Analog VLSI and neural systems 1989, Addison-Wesley, ISBN0201059924, 9780201059922.
34. Mead C.A. Neuromorphic electronic systems. Proc IEEE 1990, 78:1629-1636.
35. Merolla P., Arthur J., Shi B.E., Boahen K. Expandable networks for neuromorphic chips. IEEE Trans Circuits Syst I 2007, 54(2):301-311.
36. Merolla P., Arthur J., Akopyan F., Imam N., Manohar R., Modha D. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm. Proc. IEEE custom integrated circuits conference 2011.
37. Millner S., Grubl A., Meier K., Schemmel J., Schwartz M.-O. A VLSI implementation of the adaptive exponential integrate-and-fire neuron model. Adv Neural Inf Process Syst 2010, 23:1642-1650.
38. Morrison A., Aertsen A., Diesmann M. Spike-timing dependent plasticity in balanced random networks. Neural Comput 2007, 19:1437-1467.
39. Morrison A., Diesmann M., Gerstner W. Phenomenological models of synaptic plasticity based on spike timing. Biol Cybern 2008, 459-478.
40. Nakada K., Asai T., Hayashi H. A silicon resonate-and-fire neuron based on the volterra system. Int. symp. on nonlinear theory and its applications 2005, 2-85.
41. Neftci E., Chicca E., Indiveri G., Douglas R. A systematic method for configuring VLSI networks of spiking neurons. Neural Computat 2011, 23(10):2457-2497.
42. Nowak L.G., Azouz R., Sanchez-Vives M.V., Gray C.M., McCormick D.A. Electrophysiological classes of cat primary visual cortical neurons in vivo as revealed by quantitative analyses. J Neurophysiol 2003, 89:1541-1566.
43. Patel G.N., DeWeerth S.P. Analogue VLSl Morris-Lecar neuron. Electron Lett 1997, 33(12):997-998.
44. Pelgrom M.J.M., Duinmaijer A.C.J., Welbers A.P.G. Matching properties of MOS transistors. IEEE J Solid State Circuits 1989, 24:1433-1440.
45. Plana L.A., Furber S.B., Temple S., Khan M., Yebin S., Jian W., et al. A GALS infrastructure for a massively parallel multiprocessor. IEEE Des Test Comput. 2007, 24(5):454-463.
46. Rangan V., Ghosh A., Aparin V., Cauwenberghs G. A subthreshold: a VLSI implementation of the Izhikevich simple neuron model. Conference proceedings of the international conference of IEEE engineering in medicine and biology society 2010, 4164-4167.
47. Saighi S., Bornat Y., Tomas J., Le Masson G., Renaud S. A library of analog operators based on the Hodgkin-Huxley formalism for the design of tunable, real-time, silicon neurons. IEEE Trans Biomed Circuits Syst 2011, 5(1):3-19.
48. Schemmel J., Fieres J., Meier K. Wafer-scale integration of analog neural networks. IEEE Int Joint Conf Neural Netw 2008, 431-438.
49. Schemmel J., Bruderle D., Grubl A., Hock M., Meier K., Millner S. Modeling synaptic: a wafer-scale neuromorphic hardware system for large-scale neural modeling. Proc IEEE Int Symposium Circuits Syst 2010, 1947-1950.
50. Schoenauer T., Atasoy S., Mehrtash N., Klar H. NeuroPipe-Chip: a digital neuro-processor for spiking neural networks. IEEE Trans Neural Netw 2002, 13(1):205-213.
51. Schultz S.R., Jabri M.A. Analogue VLSI 'integrate and-fire' neuron with frequency adaptation. Electron Lett 1995, 31(16):1357-1358.
52. Serrano-Gotarredona R., Oster M., Lichtsteiner P., Linares-Barranco A., Paz-Vicente R., Gomez-Rodriguez F., et al. CAVIAR: a 45k-neuron, 5M-synapse, 12G-connects/s AER hardware sensory-processing-learning-actuating system for high speed visual object recognition and tracking. IEEE Trans Neural Netw 2009, 20(9):1417-1438.
53. Sharp T., Patterson C., Furber S. Distributed configuration of massively-parallel simulation on SpiNNaker neuromorphic hardware. Int Joint Conf Neural Netw 2011, 1099-1105.
54. Simoni M.F., DeWeerth S.P. Adaptation in a VLSI model of a neuron. IEEE Trans. Circuits Syst-II: Analog Digital Signal Process 1999, 46(7):967-970.
55. Strukov D.B., Snider G.S., Stewart D.R., Williams S.R. The missing memristor found. Nature 2008, 453(7191):80-83.
56. Tanaka H., Morie T., Aihara K. A CMOS circuit for STDP with a symmetric time window. Int Congress Ser 2007, 1301:152-155.
57. Toledo-Rodriguez M., Gupta A., Wang Y., Wu C., Markram H. Neocortex basic neuron types. The handbook of brain theory and neural networks 2003, 719-725. MIT Press, Cambridge, MA. 2nd ed. M.A. Arbib (Ed.).
58. Topol A.W., La Tulipe D.C., Shi L., Frank D.J., Bernstein K., Steen S.E., et al. Three-dimensional integrated circuits. IBM J Res Dev 2010, 50(4.5):491-506.
59. Tsodyks M. Spike-timing-dependent synaptic plasticity - the long road towards understanding neuronal mechanisms of learning and memory. Trends Neurosci 2002, 25(12):599-600.
60. van Schaik A., Jin C., Hamilton T.J. A log-domain implementation of the Izhikevich neuron model. IEEE Int Symposium Circuits Syst 2010, 4253-4256.
61. Vogelstein R.J., Mallik U., Vogelstein J.T., Cauwenberghs G. Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Trans Neural Netw 2007, 18(1):253-265.
62. Wang Y.X., Liu S.-C. A two-dimensional configurable active silicon dendritic neuron array. IEEE Trans Circuits Syst I 2011, 58(9):1549-8328.
63. Wijekoon J.H.B., Dudek P. A simple analogue VLSI circuit of a cortical neuron. IEEE Int Conf Electron Circuits Syst 2006, 1344-1347.
64. Wijekoon J.H.B., Dudek P. Integrated circuit implementation of a cortical neuron. IEEE Int Symposium Circuits Syst 2008, 1784-1788.
65. Wijekoon J.H.B., Dudek P. Compact silicon neuron circuit with spiking and bursting behaviour. Neural Netw 2008, 21(2-3):524-534.
66. Wijekoon JHB, Dudek P. A CMOS circuit implementation of a spiking neuron with bursting and adaptation on a biological timescale. IEEE Biomedical Circuits and Systems Conference, BioCAS, 2009, pp. 193-196.
67. Wijekoon JHB. Mixed signal VLSI circuit implementation of the cortical microcircuit models. PhD thesis. School of Electrical and Electronic Engineering, The University of Manchester, UK, 2011.
68. Wijekoon J.H.B., Dudek P. Analogue CMOS circuit implementation of a dopamine modulated synapse. IEEE Int Symposium Circuits Syst 2011, 877-880.
69. Zaghloul K.A., Boahen K. Optic nerve signals in a neuromorphic chip II: testing and results. IEEE Trans Biomed Eng 2004, 51(4):667-675.
70. Zaghloul K.A., Boahen K. A silicon retina that reproduces signals in the optic nerve. J Neural Eng 2006, 3:257.