Dependability in electronic systems: Mitigation of hardware failures, soft errors, and electro-magnetic disturbances

Dependability in Electronic Systems: Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances

Volumn , Issue , 2011, Pages 1-204

  Kanekawa, Nobuyasu ^a   Ibe, Eishi H ^a   Suga, Takashi ^a   Uematsu, Yutaka ^a  

^a HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84892232608     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4419-6715-2     Document Type: Book

References (173)

1. Alexander Randall 5th, "A Lost Interview with ENIAC Co-inventor J. Presper Eckert, " Comput. World, 14 February 2006. http://www. computerworld.com/printthis/2006/0, 4814, 108568, 00.html.
2. G.E. Moore, "Cramming More Components onto Integrated Circuits, " Electron. Mag., Vol. 38, No. 8, pp. 114-117 (1965).
3. T.J. O'Gorman, et al., "Field Testing for Cosmic Ray Soft Error in Semiconductor Memories, " IBM J. R & D, Vol. 40, No. 1, pp. 41-50 (1996).
4. E. Ibe, "Current and Future Trend on Cosmic-Ray-Neutron Induced Single Event Upset at the Ground Down to 0.1-Micron-Device, " The Svedberg Laboratory Workshop on Applied Physics, Uppsala, May 3, No. 1 (2001).
5. N. Sugii, R. Tsuchiya, T. Ishigaki, Y. Morita, H. Yoshimoto, K. Torii, and S. Kimura, "Comprehensive Study on Vth Variability in Silicon on Thin BOX (SOTB) CMOS with Small Random-Dopant Fluctuation: Finding a Way to Further Reduce Variation, " IEDM, San Francisco, December 15-17, pp. 249-253 (2008).
6. R. Duarte, L.Martins-Filho, G. Knop, and R. Prado, "A Fault-Tolerant Attitude Determination System Based on COTS Devices, " IOLTS 2008, Greece, July 6-9, 2008, No. 4.3, pp. 85-92 (2008).
7. D. Villanueva, A. Pouydebasque, E. Robilliart, T. Skotnicki, E. Fuchs, and H. Jaoue, "Impact of the Lateral Source/Drain Abruptness on MOSFET Characteristics and Transport Properties, " 2003 IEDM, Washington, DC, December 7-10, 2003, No. 9.4 (2003).
8. H.-S. P.Wong, "Beyond the Conventional Transistor, " IBM J. Res. Develop., Vol. 46, No. 2/3, pp. 133-168 (2002).
9. E. Ibe, "Current and Future Trend on Cosmic-Ray-Neutron Induced Single Event Upset at the Ground Down to 0.1-Micron-Device, " The Svedberg Laboratory Workshop on Applied Physics, Uppsala, May 3, 2001, No. 1 (2001).
10. JEDEC, "Measurement and Reporting of Alpha Particles and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices: JESD89A, " JEDEC STANDARD, JEDEC Sold State Technology Association, Arlington, VA., USA, No. 89, pp. 1-85 (2006).
11. JEITA, "JEITA SER Testing Guideline, " EIAJ EDR-4705, Tokyo, Japan, pp. 1-62 (2005).
12. IEC, "Part 38: Soft Error Test Method for Semiconductor Devices with Memory, " Semiconductor Devices. Mechanical and Climatic Test Methods, " IEC60749-38, Edition 1.0, pp. 1-9 (2008).
13. Automotive Electronics Council, "Failure Mechanism Based Stress Test Qualification for Integrated Circuits, " AEC-Q100-Rev.G, May 14 (2007).
14. T. Heijmen, E. Ibe, P. Roche, F. Vermunt, and A. Bougerol, "Panel:SER in Automotive: What is the Impact of the AEC-Q100-G Spec?, " IOLTS 2008, Greece, July 6-9, 2008, No. S3, p. 161 (2008).
15. D. Radaelli, H. Puchner, P. Chia, S. Wong, and S. Daniel, "Investigation of Multi-Bit Upsets in a 150 nm Technology SRAM Device, " Trans. Nucl. Sci., Vol. 52, No. 6, pp. 2433-2437 (2005).
16. O. Musseau, Gardic P. Roche, T. Corbiere, R.A. Reed, S. Buchner, et al., "Analysis of Multiple Bit Upsets in a CMOS SRAM, " Trans. Nucl. Sci., Vol. 43, No. 6, pp. 2879-2888 (1996).
17. J. Maiz, S. Hareland, K. Zhang, and P. Armstrong, "Characterization of Multi-Bit Soft Error Events in Advanced SRAMs, " 2003 IEEE International Electron Devices Meeting, Washington, DC, December 7-10, 2003, No. 21.4 (2003).
18. E. Ibe, H. Kameyama, Y. Yahagi, K. Nishimoto, and Y. Takahashi, "Distinctive Asymmetry in Neutron-Induced Multiple Error Patterns of 0.13 μm Process SRAM, " The 6th International Workshop on Radiation Effects on Semiconductor Devices for Space Application, Tsukuba, October 6-8, 2004, pp. 19-23 (2004).
19. N. Seifert, and V. Zia, "Assessing the Impact of Scaling on the Efficacy of Spatial Redundancy BasedMitigation Schemes for Terrestrial Applications, " SELSE3, Austin, TX, April 3, 4, 2007 (2007).
20. E. Ibe, S. Chung, S. Wen, H. Yamaguchi, Y. Yahagi, H. Kameyama, S. Yamamoto, and T. Akioka, "Spreading Diversity in Multi-Cell Neutron-Induced Upsets with Device Scaling, " 2006 CICC, San Jose, CA, September 10-13, pp. 437-444 (2006).
21. K. Pagiamtzis, N. Azizi, and F. Najm, "A Soft-Error Tolerant Content-Addressable Memory (CAM) Using An Error-Correcting-Match Scheme, " Idem., pp. 301-304 (2006).
22. B.D. Olson, D. Ball, K.M. Warren, L.W. Massengill, N.F. Haddad, S.E. Doyle, and D. McMorrow, "Simultaneous Single Event Charge Sharing and Parasitic Bipolar Conduction in a Highly-Scaled SRAM Design, " Trans. Nucl. Sci., Vol. 52, No. 6, pp. 2132-2136 (2005).
23. O.A. Amusan, L.W. Massengill, B.L. Bhuva, P.R. Fleming, and M.L. Alles, "Charge Collection and Sharing in a 130 nm CMOS Technology, " Trans. Nucl. Sci., Vol. 53, No. 6, pp. 3253-3258 (2006).
24. O.A. Amusan, L.W. Massengill, M.P. Baze, B.L. Bhuva, A.F. Witulski, J.D. Black, A. Balasubramanian, M.C. Casey, D.A. Black, J.R. Ahlbin, R.A. Reed, and M.W. McCurdy, "Mitigation Techniques for Single Event Induced Charge Sharing in a 90 nm Bulk CMOS Process, " IRPS 2008, Phoenix, Arizona, April 27-May 1, No. 5A.1 (2008).
25. K. Osada, K Yamaguchi, Y. Saitoh, and T. Kawahara, "Cosmic-Ray Multi-Error Immunity for SRAM, Based on Analysis of the Parasitic Bipolar Effect, " Symp. VLSI Circuits Dig., pp. 255-256 (2003).
26. T. Nakauchi, N.Mikami, A. Oyama, H. Kobayashi, H. Usui, and J. Kase, "A Novel Technique for Mitigating Neutron-Induced Multi-Cell Upset by Means of Back Bias, " IRPS 2008, Phoenix, Arizona, April 27-May 1, 2008, No. 2F.2, pp. 187-191 (2008).
27. M. Baze, J. Wert, J. Clement, M. Hubert, A. Witulski, O.A. Amusan, L. Massengill, and D. McMorrow, "Propagating SET Characterization Technique for Digital CMOS Libraries, " Trans. Nucl. Sci., Vol. 53, No. 6, pp. 3472-3478 (2006).
28. V. Ferlet-Cavrois, V. Pouget, D. McMorrow, J.R. Schwank, N. Fel, F. Essely, R.S. Flores, P. Paillet, M. Gaillardin, D. Kobayashi, J.S. Melinger, O. Duhamel, P.E. Dodd, and M.R. Shaneyfelt, "Investigation of the Propagation Induced Pulse Broadening (PIPB) Effect on Single Event Transients in SOI and Bulk Inverter Chains, " Trans. Nucl. Sci., Vol. 55, No. 6, pp. 2842-2853 (2008).
29. E.H. Cannon, and M., Cabanas-Holmen, "Heavy Ion and High Energy Proton-Induced Single Event Transients in 90 nm Inverter, NAND and NOR Gates, " Trans. Nucl. Sci., Vol. 56, No. 6, pp. 3511-3518 (2009).
30. T. Makino, D. Kobayash, K. Hirose, D. Takahashi, S. Ishii, M. Kusano, S. Onoda, T. Hirao, and T. Ohshima, "Soft-Error Rate in a Logic LSI Estimated from SET Pulse-Width Measurements, " Idem., pp. 3180-3184 (2009).
31. T. Calin, M. Nicolaidis, and R. Velazco, "Upset Hardened Memory Design for Submicron CMOS Technology, " Trans. Nucl. Sci., Vol. 43, No. 6, pp. 2874-2878 (1993).
32. S. Mitra, M. Zhang, N. Seifert, T. Mak, and K.S. Kim, "Built-In Soft Error Resilience for Robust System Design, " ICICDT2007, Austin, TX, May 18-20, pp. 263-268 (2009).
33. T. Uemura, Y. Tosaka, H. Matsuyama, K. Shono, K. Takahisa, M. Fukuda, and K. Hatanaka, "Robust Against Soft-Error Latch for Protecting SEU by Charge Sharing and SET on Inter-Clock, " IRPS 2010, Anaheim, CA, USA, May 2-6 (2010).
34. H.-H. Lee, K. Lilja, and S. Mitra, "Design of a Sequential Logic Cell Using LEAP: Layout Design Through Error Aware Placement, " SELSE6, Stanford University, Stanford, CA, USA, March 23, 24 (2010).
35. M. Cabanas-Holmen, E.H. Cannon, A. Kleinosowski, J. Ballast, J. Killens, and J. Socha, "Clock and Reset Transients in a 90 nm RHBD Single-Core Tilera Processor, " Trans. Nucl. Sci., Vol. 53, No. 6, pp. 3505-3510 (2009).
36. N. Seifert, B. Gill, M. Zhang, V. Zia, and V. Ambrose, "On the Scalability of Redundancy Based SER Mitigation Schemes, " ICICDT2007, Austin, TX, May 18-20, No. G2, pp. 197-205 (2007).
37. A. Lesea, and K. Castellani-Coulie, "Experimental Study and Analysis of Soft Errors in 90 nm Xilinx FPGA and Beyond, " 2007 RADECS, Deauville, France, September 10-14, No. DWL-13 (2007).
38. D. Skarin, and J. Karlsson, "SoftwareMechanisms for Tolerating Soft Errors in an Automotive Brake-Controller, " WDSN, Estoril, Lisbon, Portugal, June 29, 2009, pp. D34-D38.
39. S. Wen, A. Silburt, and R. Wong, "IC Component SEU Impact Analysis, " SELSE4, University of Texas at Austin, Austin, TX, March, 26, 27 (2008).
40. E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo, and T. Toba, "Scaling Effects on Neutron-Induced Soft Error in SRAMs Down to 22 nm Process, " WDSN, Estoril, Lisbon, Portugal, June 29 (2009).
41. E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo, and T. Toba, "Impact of Scaling on Neutron-Induced Soft Error in SRAMs from a 250 to a 22 nm Design Rule, " IEEE Trans. Electron Devices, Vol. 57, No. 7, pp. 1527-1538 (2010).
42. T. Nakamura, M. Baba, E. Ibe, Y. Yahagi, and H. Kameyama, "Terrestrial Neutron-Induced Sift-Errors in Advanced Memory Devices, " New Jersey, World Scientific (2008).
43. C. Hu, "Alpha-Particle-Induced Field and Enhanced Collection of Carriers, " IEEE Electron Device Lett., EDL-3, No. 2, pp. 31-34 (1982).
44. E. Ibe, Y. Yahagi, F. Kataoka, Y. Saito, A. Eto, and M. Sato, "A Self-Consistent Integrated System for Terrestrial-Neutron Induced Single Event Upset of Semiconductor Devices at the Ground, " 2002 ICITA, Bathurst, Australia, November 25-28, 2002, No. 273-221 (2002).
45. Y. Yahagi, E. Ibe, Y. Saito, A. Eto, and M. Sato, "Self-Consistent Integrated System for Susceptibility to Terrestrial-Neutron Induced Soft-Error of Sub-quarter Micron Memory Devices, " 2002 International Integrated Reliability Workshop, Stanford Sierra Camp, S. Lake Tahoe, CA, pp. 143-143 (2002).
46. E. Ibe, S. Chung, S. Wen, Y. Yahagi, H. Kameyama, S. Yamamoto, T. Akioka, and H. Yamaguchi, "Valid and Prompt Track-Down Algorithms for Multiple Error Mechanisms in Neutron-Induced Single Event Effects of Memory Devices, " RADECS, Athens, Greece, September 27-29, 2006, No. D-2 (2006).
47. K. Johansson, P. Dyreklev, B. Granbom, N. Olsson, J. Blomgren, and P-U. Renberg, "Energy-Resolved Neutron SEU Measurements from 22 to 13.0 MeV, " Trans. Nucl. Sci., Vol. 45, No. 6, pp. 2519-2526 (1998).
48. A.V. Prokofiev, O. Bystrom, C. Ekstrom, V. Ziemann, J. Blomgren, U.S. Pomp, S., M. Osterlund, and U. Tippawan, "The TSL Neutron Beam Facility, " 10th Symposium on Neutron Dosimetry, Uppsala, Sweden, June 12-13, 2003, Lecture A1-4 (2006).
49. M. Baba, H. Okamura, M. Hagiwara, T. Itoga, S. Kamada, Y. Yahagi, and E. Ibe, "Installation and Application of An Intense 7Li(p, n) Neutron Source for 20-90 MeV Region, " Radiat. Prot. Dosimetry, Vol. 123, No. 1-4, pp. 13-17 (2007).
50. H.W. Bertini, A.H. Culkowski, O.W. Hermann, N.B. Gove, and M.P. Guthrie, "High Nnergy (E < 100 GeV) Intranuclear Cascade Model for Nucleons and Pions Incident on Nuclei and Comparisons with Experimental Data, " Phys. Rev. C, Vol. 17, No. 4, pp. 1382-1394 (1978)
51. I. Dostrovsky, Z. Fraenkel, and G. Friedlander, "Monte Carlo Calculations of Nuclear Evaporation Process. III. Applications to Low-Energy Reactions, " Phys. Rev., Vol. 113, No. 3, pp. 3.83-702 (1959).
52. E. Ibe, Y. Yahagi, H. Kameyama, and Y. Takahashi, "Single Event Effects of Semiconductor Devices at the Ground, " Ionizing Radiat, Vol. 30, No. 7, pp. 263-281 (2004).
53. S. Furihata, "Parameters Used in GEM", Thesis for PhD, Tohoku University, pp. 18-20 (2002)
54. F. Bertland, and R. Peele, "Complete Hydrogen and Herium Particle Spectra from 30-to 60-MeV Proton Bombardment of Nuclei with A=12 to 209 and Comparison with the Intranuclear Cascade Model, " Phys. Rev. C, Vol. 8, No. 3, pp. 1045-1064 (1973).
55. K.M. Warren, J.D. Wilkinson, R.A. Weller, B.D. Sierawski, R.A. Reed, M.E. Porter, M.H. Mendenhall, and R.D. Schrimpf, L.W. Massengill, "Predicting Neutron Induced Soft Error Rates: Evaluation of Accelerated Ground Based Test Methods, " IRPS 2008, Phoenix, AZ, April 27-May 1, No. 5A.2, pp. 473-477 (2008)
56. P.W. Lisowski, "The Los Alamos National Laboratory Spallation Neutron Sources, " Nucl. Sci. Eng., Vol. 103, pp. 208-218 (1990).
57. M. Baba, M. Takada, T. Iwasaki, S. Matsuyama, T. Nakamura, H. Ohguchi, T. Nakao, T. Sanami and N. Hirakawa, "Development of Monoenergetic Neutron Calibration Fields Between 8 keV and 15 MeV, " Nucl. Instrum. Methods Phys. Res. A, Vol. 376, pp. 115-123 (1996).
58. A. Dixit, R. Heald, and A. Wood, "Trends from Ten Years of Soft Error Experimentation, " SELSE 5, Stanford University, Stanford, CA, March 24, 25 (2009).
59. S. Wen, "Systematical Method of Quantifying SEU FIT, " IOLTS 2008, Greece, July 6-9, 2008, pp. 109-116 (2008).
60. G. Schindlbeck, and C. Slayman, "Neutron-Induced Logic Soft Errors in DRAM Technology and Their Impact on Reliable Server Memory, " SELSE3, Austin, TX, April 3, 4, 2007 (2007).
61. R.C. Baumann, and E.B. Smith, "Neutron-Induced Boron Fission as a Major Source of Soft Errors in Deep Submicron SRAM Devices, " 2000 IEEE Int'l Reliability Physics Symposium Proceedings, San Jose, CA, April 10-13, pp. 152-157 (2000).
62. E.W. Blackmore, "Development of a Large Area Neutron Beam for System Testing at TRIUMF, " 2009 IEEE Radiation Effects Data Workshop, Quebec City, Canada, July 20-24, pp. 157-160 (2009).
63. A.V. Prokofiev, J. Blomgren, R. Nolte, S. Rottger, S.P. Platt, and A.N. Smirnov, "Characterization of the ANITA Neutron Source for Accelerated SEE Testing at The Svedberg Laboratory, " Idem., pp. 166-173 (2009).
64. H. Sakai, H. Okamura, H. Otus, T. Wakasa, S. Ishida, N. Sakamoto, T. Uesaka, Y. Satou, S. Fujita, and K. Hatanaka, "Facility for the (p, n) polarization transfer measurement, " Nucl. Instrum. Methods Phys. Res. Section A, Vol. 369, pp. 120-134 (1996).
65. S.P. Platt, and Z. Torok, "Charge-Collection and Single-Event Upset Measurements at the Isis Neutron Source, " 2007 RADECS, Deauville, France, September 10-14, 2007, No. F-2 (2007).
66. H. Kobayashi, H. Usuki, K. Shiraishi, H. Tsuchiya, N. Kawamoto, G. Kase, and J. Merchant, "Comparison Between Neutron-Induced System-SER and Accelerated-SER in SRAMs, " 2004 IRPS, April 25-29, Phoenix, AZ, pp. 288-293 (2004).
67. A. Lesea, and J. Fabula, "Continuing Experiments on Atmospheric Neutron Effects on Deep Sub-micron Integrated Circuits, " RADECS, Athens, Greece, September 27-29, 2006, No. D-4 (2006).
68. J-L. Autran, P. Roche, J. Borel, C. Sudre, C., Castellani-Coulie, D. Muntean, T. Parrassin, G. Gasiot, and J.-P. Schoellkop, "Altitude SEE Test European Platform (ASTEP): Project Overview, First Results in CMOS 130 nm and Perspectives, " Idem., No. D-5 (2003).
69. J.L. Autran, P. Roche, S. Sauze, G. Gasiot, D. Munteanu, P. Loaiza, M. Zampaolo, J. Borel, S. Rozov, and E. Yakushev, "Combined Altitude and Underground Real-Time SER Characterization of CMOS Technologies on the ASTEP-LSM Platform, " ICICDT2007, Austin, TX, May 18-20, pp. 113-120 (2009).
70. Y. Tosaka, R. Takasu, T. Uemura, H. Ehara, H. Matsuyama, S. Satoh, A. Kawai, and M. Hayashi, "Simultaneous Measurement of Soft Error Rate of 90 nm CMOS SRAM and Cosmic Ray Neutron Spectra at the Summit of Mauna Kea, " IRPS 2008, Phoenix, AZ, April 27-May 1, 2008, No. SE01, pp. 727-728 (2008).
71. B.D. Sierawski, J.A. Pellish, R.A. Reed, R.D. Schrimpf, K.M. Warren, R.A. Weller, M.H. Mendenhal, A.D. Tipton, M.A. Xapsos, R.C. Baumann, X. Deng, M.J. Campola, M.R. Friendlich, H.S. Kim, A.M. Phan, and C.M. Seidleck, "Impact of Low-Energy Proton Induced Upsets on Test Methods and Rate Predictions, " Trans. Nucl. Sci., Vol. 56, No. 6, pp. 3085-3092 (2009).
72. B.D. Sierawski, K.M. Warren, R.A. Reed, R.A. Weller, M.M. Mendenhall, R.D. Schrimpf, and R.C. Baumann, "Contribution of Low-Energy Neutrons to Upset Rate in a 65 nm SRAM, " IRPS, Anaheim, CA, USA, May 2-6, 2010, No. 197 (2010).
73. D.F. Heidel, P.W. Marshall, J.A. Pellish, K.P. Rodbell, K.A. LaBe, J.R. Schwank, S.E. Rauch, M.C. Hakey, M.D. Berg, C.M. Castaneda, P.E. Dodd, M.R. Friendlich, A.D. Phan, C.M. Seidleck, M.R. Shaneyfelt, and M.A. Xapsos, "Single-Event Upsets and Multiple-Bit Upsets on a 45 nm SOI SRAM, " Trans. Nucl. Sci., Vol. 56, No. 6, pp. 3499-3504 (2009).
74. R.K. Lawrence, J.F. Ross, N. Haddad, D. Albrect, R.A. Reed, and M.A. McMahan-Norris, "Soft Error Sensitivities in 90 nm Bulk CMOS SRAMs, " 2009 IEEE Radiation Effects Data Workshop, July 20-24, Quebec, Canada, pp. 123-126 (2009).
75. C. Slayman, "Accuracy of Various Broad Spectrum Neutron Sources for Accelerated Soft Error Testing, " SELSE6, Stanford University, Stanford, CA, March 23, 24 (2010).
76. H. Chapman, E. Landman, A. MargalitIlovich, Y.-P. Fang, A.S. Oates, D. Alexandrescu, and O. Lauzeral, "A Multi-Partner Soft Error Rate Analysis of an Infini Band Host Channel Adapter, " SELSE6, Stanford University, Stanford, CA, March 23, 24 (2010).
77. H. Ando, and S. Hatanaka, "Accelerated Testing of a 90 nm SPARC3.4 V Microprocessor for Neutron SER, " SELSE3, Austin, TX, April 3, 4 (2007).
78. A.L. Silburt, A. Evans, I. Perryman, S.-J. Wen, and D. Alexandrescu, "Design for Soft Error Resiliency in Internet Core Routers, " Trans. Nucl. Sci., Vol. 56, No. 6, pp. 3551-3555 (2009).
79. L. Borucki, G. Schindlbeck, and C. Slayman, "Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level, " IRPS 2008, Phoenix, AZ, April 27-May 1, No. 5A.4 (2008).
80. K. Shimbo, T. Toba, E. Ibe, and K. Nishi, "Correlation of Mitigation of Soft-Error Rate of Routers Between Neutron Irradiation Test and Field Soft-Error Data, " IEICE Tech. Rep., Vol. 109, No. 317, 318, pp. 51-55 (2009) (In Japanese).
81. E. Ibe, H. Kameyama, Y. Yahagi, and H. Yamaguchi, "Single Event Effects as a Reliability Issue of IT Infrastructure, " ICITA, July 3-7, 2005, Sydney, Vol. I, pp. 555-53.0 (2005).
82. N. Carter, "Cross-Layer Reliability, " SELSE6, Stanford University, Stanford, CA, March 23, 24 (2010).
83. A. Sanyal, S. Alam, and S. Kundu, "A Built-In Self-Test Scheme for Soft Error Rate Characterization, " IOLTS 2008, Greece, July 6-9, 2008, No. 3.3, pp. 65-72 (2008).
84. S. Prejean, "Neutron Soft Error Rate Testing of AMD Microprocessors, " SELSE6, Stanford University, Stanford, CA, March 23, 24, 2010 (2010).
85. A. Balasubramanian, B.L. Bhuva, L.W. Massengill, B. Narasimham, R.L. Shuler, T.D. Loveless, and W. T. Holman, "A Built-In Self-Test (BIST) Technique for Single-Event Testing in Digital Circuits, " Trans. Nucl. Sci., Vol. 55, No. 6, pp. 3130-3135 (2009).
86. T. Wang, Z. Zhang, L. Chen, A. Dinh, and R. Shuler, "A Novel Bulk Built-In Current Sensor for Single-Event Transient Detection, " SELSE6, Stanford University, Stanford, CA, March 23, 24 (2010).
87. IEEE Editorial Policy Statement, "IEEE Transactions on Electromagnetic Compatibility, " EMC-29, pp. 202-206 (1987).
88. N. Kobayashi, K. Morishita, M. Kusumoto, T. Harada, and T. Hubing, "Coupling Analysis of PCB-Chassis Systems with Signal Lines and Via Structures using SPICE, " Proceedings of the 2006 International Symposium on EMC, Portland, OR, USA, August 2006 (2006).
89. D. Baudly, F. Bicrel, L. Bouchelouk, A. Louis, B. Mazari, and P. Eudeline, "Near-Field Techniques for Detecting EMI Sources", Proceedings of the 2004 International Symposium on EMC, Sendai, Japan, Vol. 1, pp. 11-13 (2004).
90. J. Shi, M. A. Cracraft, J. Zhang, R. E. DuBroff, K. Slattery, and M. Yamaguchi, "Using Near-Field Scanning to Predict Radiated FIELDS", Proceedings of the 2004 International Symposium on EMC, Sendai, Japan, Vol. 1, pp. 14-18 (2004).
91. X. Dong, S. Deng, T. Hubing, and D. Beetner, "Analysis of Chip-Level EMI Using Near-Field Magnetic Scanning", Proceedings of the 2004 International Symposium on EMC, Sendai, Japan, Vol. 1, pp. 174-177 (2004).
92. V.P. Kodali, "Engineering Electromagnetic Compatibility, " IEEE Press, (1996).
93. J. Galejs, "Admittance of a Rectangular Slot Which is Backed by a Rectangular Cavity, " IEEE Trans. Antennas Propag., Vol. AP-11, pp. 119-126 (1963).
94. H.A. Mendez, "Shielding Theory of Enclosures with Apertures, " IEEE Trans. Electromagn. Compat., Vol. EMC-20, pp. 296-305 (1978).
95. G. Cerri, R.D. Leo, and V.M. Primiani, "Theoretical and Experimental Evaluation of the Electromagnetic Radiation from Apertures in Shielded Enclosure, " IEEE Trans. Electromagn. Compat., Vol. 34, pp. 423-432 (November 1992).
96. M. Li, J.L. Drewniak, S. Radu, J. Nuebel, T.H. Hubing, R.E. DuBroff, and T.P. Van Doren, "An EMI Estimate for Shielding-Enclosure Evaluation, " IEEE Trans. Electromagn. Compat., Vol. 43, No. 3, pp. 295-304 (2001).
97. S. Daijavad, and B.J. Rubin, "Modeling Common-Mode Radiation of 3-D Structures", IEEE Trans. Electromagn. Compat., Vol. 34, pp. 57-61 (1992).
98. M. Li, J. Nuebel, J.L. Drewniak, R.E. DuBroff, T.H. Hubing, and T.P. VanDoren, "EMI from Cavity Modes of Shielding Enclosures-FDTD Modeling and Measurements, " IEEE Trans. Electromagn. Compat., Vol. 42, pp. 29-38 (2000).
99. M. Leone, and G. Mönich, "Coupling of Apertures in Enclosures to External Cabling Structures, " IEEE Trans. Electromagn. Compat., Vol. 46, pp. 107-110 (2004).
100. N. Kobayashi, T. Harada, A. Shaik, and T. Hubing, "An investigation of the effect of chassis connections on radiated EMI from PCBs, " Proceedings of the 2006 IEEE International Symposium on Electromagnetic Compatibility, Portland, OR, USA, August 2006, WEAM-2-1 (2006).
101. H. Funato, and T. Suga, "A Study on Correlation between the PCB Layout and EMI from Chassis", Proceedings of the 2007 International Symposium on EMC, Qingdao, China, July 2007 (2007).
102. M. Popovich, A.V. Mezhiba, and E.G. Friedman, "Power Distribution Networks with On-Chip Decoupling Capacitors, " Springer (2008).
103. S.H. Hall, and H.L. Heck, "Advanced Signal Integrity for High-Speed Digital Designs, " WILEY (2009).
104. E.G. Friedman, "Clock Distribution Design in VLSI Circuits-An Overview, " ISCAS 1993, Chicago, Illinois, USA, Vol. 3, pp. 1475-1478 (1993).
105. J.P. Eckhardt, and K.A. Jenkins, "PLL Phase Error and Power Supply Noise [microprocessors], " Electrical Performance of Electronic Packaging, 1998, West Point, NY, USA, pp. 73-76 (1998).
106. M. Saint-Laurent, and M. Swaminathan, "Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors, " Electrical Performance of Electronic Packaging, 2002, Monterey, CA, USA, pp. 261-264 (2002).
107. International Technology Roadmap for Semiconductors, 2001 Edition, Semiconductor Industry Association, http://public.itrs.net (2001), accessed on Oct 1, 2006.
108. R. Islam, A. Sabbavarapu, and R. Patel, "Power reduction schemes in next generation Intel(R) ATOM(TM) processor based sOc for handheld applications, " Proc. of VLSIC 2010, Honolulu, Hawaii, USA, pp. 173-174 (2010).
109. "Intel and Core i7 (Nehalem) Dynamic Power Management", http://cs466.andersonje. com/public/pm.pdf, accessed on Oct 11, 2010.
110. T. Lin, K.-S. Chong, B.-H. Gwee, and J.S. Chang, "Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic, " ISCAS 2009, Taipei, Taiwan, pp. 3162-3165 (2009).
111. Data Sheet of 1 GB DDR3 SDRAM, E1494E60 (Version 6.0), Elpida, December 2009 (K) Japan (2009).
112. L. Smith, "Frequency Domain Target Impedance Method for Bypass Capacitor Selection for Power Distribution Systems, " DesignCon 2006, Santa Clara, California, USA, http:// si-list.net/files/designcon-2006/DC06-PDN- design-panel-slides.pdf, accessed on Oct 10, 2010 (2006).
113. I. Novak, L.M. Noujeim, V. St Cyr, N. Biunno, A. Patel, G. Korony, and A. Ritter, "Distributed Matched Bypassing for Board-Level Power Distribution Networks, " IEEE Trans. Adv. Packaging, Vol. 25, No. 2, pp. 230-243 (2002).
114. R. Schmitt, H. Xuejue, Y. Ling, and Y. Xingchao, "Modeling and Hardware Correlation of Power Distribution Networks for Multi-gigabit Designs, " Proceedings of 54th Electronic Components and Technology Conference, 2004. Vol. 2, pp. 1759-1765 (2004).
115. R. Schmitt, L. Hai, C. Madden, and Y. Chuck, "Investigating the Impact of Supply Noise on the Jitter in Gigabit I/O Interfaces, " Electrical Performance of Electronic Packaging, 2007, Atlanta, Georgia, USA, pp. 189-192 (2007).
116. R. Schmitt, K. Joong-Ho, and Y. Chuck, "Frequency-Domain Figures-of-Merit for the Design of Interface Supply Networks, " IEEE International Symposium on Electromagnetic Compatibility 2006, Vol. 2, pp. 383-388 (2006).
117. R. Schmitt, K. Joong-Ho, D. Oh, and C. Yuan, "Power Delivery Design for 800 MHz DDR2 Memory Systems in Low-CostWire-Bond Packages, " Proceedings of Electronic Components and Technology Conference, 2006, San Diego, CA, USA, (2006).
118. Y. Uematsu, H. Osaka, Y. Nishio, and S. Hatano, "A Method for Measuring Vref Noise Tolerance of DDR2-SDRAM on Test Board Simulating Actual Memory Module, " Electrical Performance of Electronic Packaging, 2007, Atlanta, Georgia, USA, pp. 11-14 (2007).
119. W.J. Dally, and J.W. Poulton, "Digital Systems Engineering, " Cambridge (1998).
120. I. Novak, S. Pannala, and J.R. Miller, "Overview of Some Options to Create Low-Q Controlled-ESR Bypass Capacitors, " IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging, 2004, Portland, Oregon, USA, pp. 55-58 (2004).
121. I. Novak, "Power Distribution Network Design Methodologies, " International Engineering Consortium (2008).
122. W. Kim, and P. Harper, "Estimation of Simultaneous Switching Noise from the Power Distribution Network Impedance in LPDDR2 Systems, " DesignCon 2010, Santa Clara, California, USA, http://www.designcon.com/2010/ DCPDFs/10-TA1-Woopoung-Kim.pdf, accessed on Oct 10, 2010 (2010).
123. K. Inagaki, D.D. Antono, M. Takamiya, S. Kumashiro, and T. Sakurai, "A 1-ps Resolution On-Chip Sampling Oscilloscope with 64:1 Tunable Sampling Range Based on Ramp Waveform Division Scheme, " Digest of Technical Papers of 2006 Symposium on VLSI Circuits 2006, Honolulu, Hawaii, USA, pp. 61-62 (2006).
124. Y. Kanno, Y. Kondoh, T. Irita, K. Hirose, R. Mori, Y. Yasu, S. Komatsu, and H. Mizuno, "In-Situ Measurement of Supply-Noise Maps With Millivolt Accuracy and Nanosecond-Order Time Resolution, " IEEE J. Solid-State Circuits, Vol. 42, No. 4, pp. 784-789 (2007).
125. Y. Uematsu, H. Osaka, E. Suzuki, M. Yagyu, and T. Saito, "Measurement Techniques for On-Chip Power Supply Noise Waveforms Based on Fluctuated Sampling Delays in Inverter Chain Circuits, " Proceedings of Electrical Performance of Electronic Packaging 2008, San Jose, California, USA, pp. 69-72 (2008).
126. A. Waizman, M. Livshitz, and M. Sotman, "Integrated Power Supply Frequency Domain Impedance Meter (IFDIM), " Proceedings of IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging, Portland, Oregon, USA, pp. 217-220 (2004).
127. Y. Uematsu, H. Osaka, M. Yagyu, and T. Saito, "Modeling of Chip-Package Resonance in Power Distribution Networks by an Impulse Response, " Proceedings of IEEE 14th Workshop on Signal Propagation on Interconnects (SPI) 2010, Hildesheim, Germany, pp. 15-18 (2010).
128. F.P. Mathor, "On Reliability Modeling and Analysis of Ultrareliable Fault-Tolerant Digital systems, " IEEE Trans. Comput., Vol. C-20, pp. 1376-1382 (1971).
129. J. Losq, "A Highly Efficient Redundancy Scheme: Self-Purging Redundancy, " IEEE Trans. Comput., Vol. C-25, pp. 569-578 (1976).
130. N. Kanekawa et al., "Dependable Onboard Computer Systems with a NewMethod -Stepwise Negotiating Voting, " Proceedings of the 19th International Symposium on Fault-Tolerant Computing, FTCS-19, pp. 13-19 (1989).
131. J.A. Katzman, "A Fault-Tolerant Computing System, " Tandem Computers, Cupertino, CA, (1977). (Reprinted in D. P. Siewiorek, et al., "The Theory and Practice of Reliable System Design, " pp. 435-452, Digital Press, Bedford, MA, (1982).).
132. D. Taylor, et al., "Stratus" Chapter 10, "Dependability of Resilient Computers, " BSP Professional Books, Oxford (1989).
133. A. Avizienis, et al., "The STAR (Self-Testing And Repairing) Computer: An Investigation of the Theory and Practice of Fault-Tolerant Computer Design, " IEEE Trans. Comput., Vol. C-20, No. 11, pp. 1312-1321 (1971).
134. J.H. Wensley, et al., "SIFT: Design and Analysis of a Fault-Tolerant Aircraft Control, " Proc IEEE, Vol. 66, No. 10, pp. 1240-1254 (1978).
135. A.L. Hopkins, Jr. et al., "FTMP A Highly Reliable Fault-Tolerant Multiprocessor for Aircraft, " Proc IEEE, Vol. 66, No. 10, pp. 1221-1239 (1978).
136. Freescale and Continental Collaborate on Multi-Core 32-bit Microcontroller for Electronic Braking Systems (16 October, 2007) http://media.freescale.com/phoenix. zhtml?c=196520&p=irol- newsArticle&ID=1063162.
137. First Automotive Dual Core, Floating Point MCUs from Texas Instruments Let Designers Innovate and Differentiate for Safety Critical Applications (3 November, 2008) http://focus.ti.com/pr/docs/preldetail.tsp?sectionId= 594&prelId=sc08145.
138. Renesas Electronics, Providing the Car with Intelligence, http://www.renesas.com/ applications/automotive/child-folder/inteview/i3car/ intelligence.jsp.
139. Toshiba Announces Implementation of New Functional Safety Concept on MCU for SIL3 and ASILD Level Applications (18 January, 2010) http://www.toshiba- components. com/prpdf/5937E.pdf.
140. T.R.N. Rao, "Error Coding for Arithmetic Processors, " Academic, New York, NY (1974).
141. T.R.N. Rao, et al., "Error Control Coding for Computer Systems, " Prentice-Hall, Upper Saddle River, NJ (1989)
142. J.Wakerly, "Error Detecting Codes, Self-Checking Circuits and Applications, " North Holland, Amsterdam (1978)
143. W.C. Carter, et al., "Design of Dynamically Checked Computers, " Inform. Process., Vol. 68, pp. 878-883 (1969).
144. D.A. Andeson, et al., "Design of Totally Self-Checking Circuits for m-out-of-n Codes, " IEEE Trans. Comput., Vol. 22, No. 3, pp. 236-269 (1973).
145. P. Tummeltshammer, et al., "Power Supply Induced Common Cause Faults -Experimental Assessment of Potential Countermeasures, " Proceedings of the 39th International Conference on Dependable Systems and Networks, Estoril, Lisbon, Portugal, DSN2009, pp. 449-457 (2009).
146. H. Kopetz, et al., "TTP -A Time-Triggered Protocol for Fault-Tolerant Real-Time Systems, " Proceedings of the 23rd International Symposium on Fault-Tolerant Computing, Toulouse, France, FTCS-23, pp. 524-533 (1993).
147. L. Chen, et al., "N-version Programming: A Fault-Tolerance Approach to Reliability of Software Operation, " Proceedings of the 8th International Symposium on Fault-Tolerant Computing, FTCS-8, pp. 3-9 (1978).
148. A. Avizienis, "The N-version Approach to Fault-Tolerant Software, " IEEE Trans. Softw. Eng., Vol. SE-11, pp. 1491-1501 (1985).
149. B. Rendel, "System Structure for Software Fault-Tolerance, " IEEE Trans. Softw. Eng., Vol. SE-1, pp. 220-232 (1975).
150. N. Kurobane, "A Fault Tolerant Operating System using Essential Recovery Data (Japanese), " Proceedings of ISPJ Congress, Sendai, Japan, pp. 750-751 (1990).
151. J.C. Knight, et al., "A Large-Scale Experiment in N-version Programming, " Proceedings of the 16th International Symposium on Fault-Tolerant Computing, Vienna, Austria, FTCS-16, pp. 165-170 (1986).
152. J.D. McGregor, et al., "Successful Software Product Line Practices, " IEEE Softw., Vol. 27, No. 3, pp. 16-21 (2010).
153. K. Mori, S. Miyamoto, and H. Ihara, "Proposition of Autonomous Decentralized Systems Concept (Japanese), " Trans. IEE Jpn., Vol. 104-C, No. 12, pp. 303-310 (1984).
154. S. Miyamoto, K. Mori, and H. Ihara, "Autonomous Decentralized Control and Its Application to the Rapid Transit System, " Int. J. Comput. Ind., Vol. 5, No. 2, pp. 115-124 (1984).
155. H. Ihara, and K. Mori, "Autonomous Decentralized Computer Control Systems, " IEEE Comput., Vol. 7, No. 8, pp. 57-66 (1984).
156. F. Kitahara, et al., "The ATOS Tokyo Metropolitan Area Train Traffic Control System, " HITACHI Rev., Vol. 46, No. 2, pp. 67-72 (1997). http://www.hitachi.com/rev/1997/revapr97/ rev205.htm.
157. T. Takano, et al., "In-orbit Experiment on the Fault-Tolerant Space Computer Aboard the Satellite "Hiten, " IEEE Trans. Reliab., Vol. 45, No. 4, pp. 624-631 (1996).
158. N. Kanekawa, et al., "High-Speed and Transparent Fault-Tolerance by Intra-Board Fault-Masking (in Japanese), Trans. IEE Jpn., Vol. 114-D, No. 9, pp. 903-909 (1994).
159. N. Kanekawa, et al., "Self-Checking and Fail-Safe LSIs by Intra-Chip Redundancy, " Proceedings of the 26th International Symposium on Fault-Tolerant Computing, Sendai, Japan, FTCS-26, pp. 426-430 (1996).
160. Jean Arlat, et al., "Dependability of Railway Control Systems" Proceedings of the 26th International Symposium on Fault-Tolerant Computing, Sendai, Japan, FTCS-26, pp. 150-155 (1996).
161. Jean Charles Fabre, et al., "Saturation: Reduced Idleness for Improved Fault-Tolerance, " Proceedings of the 18th International Symposium on Fault-Tolerant Computing, Tokyo, Japan, FTCS-18, pp. 200-205 (1988).
162. N. Kanekawa, "Dynamic Autonomous Redundancy Management Strategy for Balanced Graceful Degradation, " Fault-Tolerant Parallel and Distributed
163. N. Kanekawa, et al., "Fault Detection and Recovery Coverage Improvement by Clock Synchronized Duplicated Systems with Optimal Time Diversity, " Proceedings of the 28th International Symposium on Fault-Tolerant Computing, Munich, Germany, FTCS-28, pp. 196-200 (1998).
164. K. Shimamura, et al., "A Fail-Safe Microprocessor Using Dual Synthesizable Processor Cores, " Seoul, Korea, AP-ASIC, pp. 46-49 (1999).
165. K. Shimamura, et al., "A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature, " Riverside, CA, USA, PRDC 2006, pp. 359-368 (2006).
166. K. Sakurai, et al., "Dependable and Cost-Effective Architecture for X-by-Wire Systems, " FISITA 2008 World Automotive Congress September-08, Munich, Germany, Paper No. F2008-05-04 (2008).
167. K. Sakurai, et al., "Membership Middleware for Dependable and Cost-Effective X-by-Wire Systems, " SAE 2008 World Congress April-08 Technical Paper No. 2008-01-0478.
168. E. Ibe, "Novel SER Standards: Backgrounds and Methodologies, " ICICDT, Grenoble, France, June 2-4, 2010, pp. 203-207 (2010).
169. N. Carter, "Cross-Layer Reliability, " "SELSE6, Stanford University, " Stanford, CA, March 23, 24 (2010).
170. N. Kanekawa, et al., "Self-Checking and Fail-Safe LSIs by Intra-Chip Redundancy, " Proceedings of the 26th International Symposium on Fault-Tolerant Computing, Sendai, Japan, FTCS-26, pp. 426-430 (1996).
171. K. Sakurai, et al., "Dependable and Cost-Effective Architecture for X-by-Wire Systems, " FISITA 2008 World Automotive Congress September-08, Munich, Germany, Paper No. F2008-05-048 (2008).
172. K. Sakurai, et al., "Membership Middleware for Dependable and Cost-Effective X-by-Wire Systems, " SAE 2008 World Congress April-08, Technical Paper No. 2008-01-0478.
173. B. Becker, et al., "DFG-Projekt RealTest -Test und Zuverlässigkeit nanoelektronischer Systeme (DFG-Project -Test and Reliability of Nano-Electronic Systems)". IT -Inform. Technol., Vol. 48, No. 5, pp. 304-306 (2006).