A survey and taxonomy of on-chip monitoring of multicore systems-on-chip

ACM Transactions on Design Automation of Electronic Systems

Volumn 18, Issue 2, 2013, Pages

  Kornaros, Georgios ^a,b   Pnevmatikatos, Dionisios ^a,c  

^a TECHNICAL UNIVERSITY OF CRETE   (Greece)

^b TECHNOLOGICAL EDUCATIONAL INSTITUTE OF CRETE   (Greece)

^c INSTITUTE OF COMPUTER SCIENCE   (Greece)

Author keywords

Adaptive SoC; Diagnosis; Dynamic management; Fault tolerance; Multicore; Network on chip; On chip monitoring; On line debugging; Proactive SoC management; Reconfiguration; Run time optimization; Security

Indexed keywords

ADAPTIVE SOC; DYNAMIC MANAGEMENT; MULTI CORE; NETWORK ON CHIP; ON-CHIP MONITORING; RECONFIGURATION; RUNTIME OPTIMIZATION; SECURITY;

ADAPTIVE SYSTEMS; DIAGNOSIS; FAULT TOLERANCE; INTELLIGENT SYSTEMS; PROGRAM DIAGNOSTICS; QUALITY OF SERVICE; VLSI CIRCUITS;

TAXONOMIES;

EID: 84878484855     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/2442087.2442088     Document Type: Article

References (141)

1. ABRAMOVICI, M., BRADLEY, P., DWARAKANATH, K., LEVIN, P., MEMMI, G., AND MILLER, D. 2006. A reconfigurable design-for-debug infrastructure for socs. In Proceedings of the 43rd annual Design Automation Conference (DAC'06). ACM, New York, NY, 7-12.
2. AISOPOS, K., CHEN, C.-H. O., AND PEH, L.-S. 2011. Enabling system-level modeling of variation-induced faults in networks-on-chip. In Proceedings of the 48th Design Automation Conference (DAC'11).
3. AL FARUQUE, M. A., EBI, T., AND HENKEL, J. 2007. Run-time adaptive on-chip communication scheme. In Proceedings of the IEEE/ACM international conference on Computer-aided design (ICCAD'07). IEEE, 26-31.
4. AL FARUQUE, M. A., KRIST, R., AND HENKEL, J. 2008. ADAM: run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the 45th Annual Design Automation Conference (DAC'08). ACM, New York, NY, 760-765.
5. ALIMONDA, A., CARTA, S., ACQUAVIVA, A., PISANO, A., AND BENINI, L. 2009. A feedback-based approach to dvfs in data-flow applications. Trans. Comp.-Aided Des. Integ. Circ. Sys. 28, 11, 1691-1704.
6. ANANTHANARAYANAN, R., ESSER, S. K., SIMON, H. D., AND MODHA, D. S. 2009. The cat is out of the bag: Cortical simulations with 109 neurons, 1013 synapses. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (SC'09). ACM, New York, NY, 63:1-63:12.
7. ANDERSON, J. M., BERC, L. M., DEAN, J., GHEMAWAT, S., HENZINGER, M. R., LEUNG, S.-T. A., SITES, R. L., VANDEVOORDE, M. T., WALDSPURGER, C. A., ANDWEIHL,W. E. 1997. Continuous profiling: where have all the cycles gone? In Proceedings of the 16th ACM Symposium on Operating Systems Principles (SOSP'97). ACM, New York, NY, 1-14.
8. ARORA, D., RAVI, S., RAGHUNATHAN, A., AND JHA, N. K. 2005. Secure embedded processing through hardwareassisted run-time monitoring. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'05). IEEE, 178-183.
9. ATIENZA, D., DE MICHELI, G., BENINI, L., AYALA, J. L., VALLE, P. G. D., DEBOLE, M., AND NARAYANAN, V. 2008. Reliability-aware design for nanometer-scale devices. In Proceedings of the 2008 Asia and South Pacific Design Automation Conference (ASP-DAC'08). IEEE, 549-554.
10. BABAOGLU, O., CANRIGHT, G., ET AL. 2006. Design patterns from biology for distributed computing. ACM Trans. Auton. Adapt. Syst. 1.
11. BASU, A., BOBBA, J., AND HILL, M. D. 2011. Karma: scalable deterministic record-replay. In Proceedings of the International Conference on Supercomputing (ICS'11). ACM, New York, NY, 359-368.
12. BAUER, L., SHAFIQUE,M., ANDHENKEL, J. 2008. Efficient resource utilization for an extensible processor through dynamic instruction set adaptation. IEEE Trans. VLSI Syst. 16, 10, 1295-1308.
13. BECKER, J., BRANDLE, K., BRINKSCHULTE, U., HENKEL, J., KARL, W., KOSTER, T., WENZ, M., AND WORN, H. 2006. Digital on-demand computing organism for real-time systems. In Proceedings of the 19th International Conference on Architecture of Computing Systems Workshops. 230-245.
14. BENINI, L., BOGLIOLO, A., AND MICHELI, G. D. 2000. A survey of design techniques for system-level dynamic power management. IEEE Trans. VLSI Syst. 8, 3, 299-316.
15. BHAGAVATULA, S. AND JUNG, B. 2012. A low power real-time on-chip power sensor in 45-nm SOI. IEEE Trans. Circuits Syst. 59-I, 7, 1577-1587.
16. BIHARI, T. E. AND SCHWAN, K. 1991. Dynamic adaptation of real-time software. ACM Trans. Comput. Syst. 9, 143-174.
17. BORKAR, S. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25, 6, 10-16.
18. BOUTROS SAAB, C. AND BONNAIRE, X. 2000. Cluster monitoring platform based on self adaptable probes. In Proceedings of the IFIP Symposium on Computer Architecture and High Performance Computing.
19. BOWMAN, K. AND TSCHANZ, J. 2010. Resilient microprocessor design for improving performance and energy efficiency. In Proceedings of the International Conference on Computer-Aided Design (CCAD'10). 85-88.
20. BOWMAN, K. A., TOKUNAGA, C., ET AL. 2011. All-digital circuit-level dynamic variation monitor for silicon debug and adaptive clock control. IEEE Trans. Circuits Syst 58-I, 9, 2017-2025.
21. BULL, D., DAS, S., SHIVASHANKAR, K., DASIKA, G., FLAUTNER, K., AND BLAAUW, D. 2011. A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation. IEEE J. Solid-State Circuits 46, 1, 18-31.
22. CHABLOZ, J.-M. AND HEMANI, A2010. Distributed DVFS using rationally-related frequencies and discrete voltage levels. In Proceedings of the 16th ACM/IEEE International Symposium on Low power electronics and design (ISLPED'10). ACM, New York, NY, 247-252.
23. CHAMPAC, V., AVENDANO, V., AND FIGUERAS, J. 2010. Built-in sensor for signal integrity faults in digital interconnect signals. IEEE Trans. VLSI Syst. 18, 2, 256-269.
24. CHANDY, M. K. 2006. Event-driven applications: Costs, benefits and design approaches. Gartner Application Integration and Web Services Summit, San Diego, CA .
25. CHEN, D., VACHHARAJANI, N., HUNDT, R., LIAO, S.-W., RAMASAMY, V., YUAN, P., CHEN, W., AND ZHENG, W. 2010a. Taming hardware event samples for FDO compilation. In Proceedings of the 8th Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO'10). ACM, New York, NY, 42-52.
26. CHEN, P., CHEN, C.-C., PENG, Y.-H., WANG, K.-M., ANDWANG, Y.-S. 2010b. A time-domain sar smart temperature sensor with curvature compensation and a 3 inaccuracy of ?0.4c ; +0.6c over a 0c to 90c range. J. Solid-State Circuits 45, 3, 600-609.
27. CHOI, K., SOMA, R., AND PEDRAM, M. 2005. Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24, 18-28.
28. CHOI, W., KIM, H., SONG, W., SONG, J., AND KIM, J. 2009. ePRO-MP: A tool for profiling and optimizing energy and performance of mobile multiprocessor applications. Sci. Program. 17, 285-294.
29. CIORDAS, C., BASTEN, T., RADULESCU, A., GOOSSENS, K., AND MEERBERGEN, J. V. 2005. An event-based monitoring service for networks on chip. ACM Trans. Des. Autom. Electron. Syst. 10, 4, 702-723.
30. CIORDAS, C.,HANSSON, A.,GOOSSENS, K., AND BASTEN, T. 2008. A monitoring-aware network-on-chip design flow. J. Syst. Archit. 54, 3-4, 397-410.
31. Coresight Www.arm.com/products/solutions/coresight.html.
32. COSKUN, A. K., ROSING, T. V., AND GROSS, K. C. 2009. Utilizing predictors for efficient thermal management in multiprocessor SoCs. IEEE Trans. Comp.-Aided Des. Integ. Cir. Sys. 28, 10, 1503-1516.
33. COTA, E., CARRO, L., AND LUBASZEWSKI, M. 2004. Reusing an on-chip network for the test of core-based systems. ACM Trans. Des. Autom. Electron. Syst. 9, 4, 471-499.
34. DALLY, W. J. AND TOWLES, B. 2001. Route packets, not wires: on-chip inteconnection networks. In Proceedings of the 38th annual Design Automation Conference (DAC'01). ACM, New York, NY, 684-689.
35. DAOUD, E. ANDNICOLICI,N. 2011. Embedded debug architecture for bypassing blocking bugs during post-silicon validation. IEEE Trans. VLSI Syst. 19, 4, 559-570.
36. DE PAULA, F. M., NAHIR, A., NEVO, Z., ORNI, A., AND HU, A. J. 2011. TAB-backspace: Unlimited-length trace buffers with zero additional on-chip overhead. In Proceedings of the 48th Design Automation Conference (DAC'11). ACM, New York, NY, 411-416.
37. DEAN, J., HICKS, J. E., WALDSPURGER, C. A., WEIHL, W. E., AND CHRYSOS, G. 1997. ProfileMe: hardware support for instruction-level profiling on out-of-order processors. In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture. IEEE, 292-302.
38. DEMME, J. AND SETHUMADHAVAN, S. 2011. Rapid identification of architectural bottlenecks via precise event counting. In Proceedings of the 38th Annual International Symposium on Computer architecture (ISCA '11). ACM, New York, NY, 353-364.
39. DILMAN, M. AND RAZ, D. 2006. Efficient reactive monitoring. IEEE J. Sel. Areas Comm. 20, 4, 668-676.
40. DUBACH, C., JONES, T. M., BONILLA, E. V., AND O'BOYLE, M. F. P. 2010. A predictive model for dynamic microarchitectural adaptivity control. In Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 485-496.
41. EL SHOBAKI, M. AND LINDH, L. 2001. A hardware and software monitor for high-level system-on-chip verification. In Proceedings of the International Symposium on Quality Electronic Design. 56-61.
42. ERNST, D., KIM, N. S., DAS, S., PANT, S., RAO, R., PHAM, T., ZIESLER, C., BLAAUW, D., AUSTIN, T., FLAUTNER, K., AND MUDGE, T. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 7.
43. FICK, D., DEORIO, A., HU, J., BERTACCO, V., BLAAUW, D., AND SYLVESTER, D. 2009. Vicis: A reliable network for unreliable silicon. In Proceedings of the 46th Annual Design Automation Conference (DAC'09). ACM, New York, NY, 812-817.
44. FIORIN, L., PALERMO, G., LUKOVIC, S., CATALANO, V., AND SILVANO, C. 2008. Secure memory accesses on networkson-chip. IEEE Trans. Comput. 57, 1216-1229.
45. FISCH, D., FISCH, D., JANICKE, M., KALKOWSKI, E., AND SICK, B. 2012. Techniques for knowledge acquisition in dynamically changing environments. ACM Trans. Auton. Adapt. Syst. 7, 1, 16:1-16:25.
46. FLOYD, M., ALLEN-WARE, M., RAJAMANI, K., BROCK, B., LEFURGY, C., DRAKE, A. J., PESANTEZ, L., GLOEKLER, T., TIERNO, J. A., BOSE, P., AND BUYUKTOSUNOGLU, A. 2011. Introducing the adaptive energy management features of the Power7 chip. IEEE Micro 31, 60-75.
47. FLOYD, M. S., GHIASI, S.,KELLER, T. W., RAJAMANI, K., RAWSON, F. L., RUBIO, J. C., AND WARE, M. S. 2007. System power management support in the IBM Power6 microprocessor. IBM J. Res. Dev. 51, 6, 733-746.
48. FLYNN, M. J. AND HUNG, P. 2005. Microprocessor design issues: Thoughts on the road ahead. IEEE Micro 25, 16-31.
49. FU, Y., KOTTENSTETTE, N., CHEN, Y., LU, C., KOUTSOUKOS, X. D., AND WANG, H. 2010. Feedback thermal control for real-time systems. In Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'10). IEEE, 111-120.
50. FURBER, S. B.,LESTER, D. R.,PLANA, L. A.,GARSIDE, J. D.,PAINKRAS, E.,TEMPLE, S., AND BROWN, A. 2012. Overview of the SpiNNaker system architecture. IEEE Trans. Comput. PP, 1.
51. GHEITH, A. AND SCHWAN, K. 1993. CHAOSarc: kernel support for multiweight objects, invocations, and atomicity in real-time multiprocessor applications. ACM Trans. Comput. Syst. 11, 33-72.
52. GORDON-ROSS, A., VIANA, P., VAHID, F.,NAJJAR, W., AND BARROS, E. 2007. A one-shot configurable-cache tuner for improved energy and performance. In Proceedings of the Conference on Design, Automation and TEST in Europe (DATE'07). EDA Consortium, San Jose, CA, 755-760.
53. GRATZ, P., GROT, B., AND KECKLER, S. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA'08). 203-214.
54. HA, D., WOO, K.,MENINGER, S., XANTHOPOULOS, T., CRAIN, E., AND HAM, D. 2012. Timedomain cmos temperature sensors with dual delay-locked loops for microprocessor thermal monitoring. IEEE Trans. VLSI Syst. 20, 9, 1590-1601.
55. HAUSWIRTH, M., SWEENEY, P. F., DIWAN, A., AND HIND, M. 2004. Vertical profiling: understanding the behavior of object-priented applications. SIGPLAN Not. 39, 251-269.
56. HEIDER, K. G. 1988. The Rashomon effect: When ethnographers disagree. Amer. Anthropologist 90, 1, 73-81.
57. HONG, S. AND KIM, H. 2010. An integrated GPU power and performance model. In Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA'10). ACM, New York, NY, 280-289.
58. HOPKINS, A. B. T. ANDMCDONALD-MAIER, K.D. 2006. Debug support strategy for systems-on-chips with multiple processor cores. IEEE Trans. Comput. 55, 2, 174-184.
59. HOWER, D. R.,MONTESINOS, P., CEZE, L., HILL, M. D., AND TORRELLAS, J. 2009. Two hardware-based approaches for deterministic multiprocessor replay. Comm. ACM 52, 93-100.
60. IEEE-ISTO. The Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface, http://www.nexus5001.org, Nov. 2009.
61. INTEL TERAFLOPS. 2010. http://www.intel.com/content/www/us/en/research/ intel-labsteraflops-researchchip.html.
62. INTEL XEON. 2012. Processor E5-2600 Product family uncore performance monitoring guide. www.intel.com.
63. ISCI, C. AND MARTONOSI, M. 2003. Runtime power monitoring in high-end processors: Methodology and empirical data. In Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture. 93.
64. ISHIDA, Y. 2004. Immunity-Based Systems: A Design Perspective. Advanced Information Processing. Springer.
65. KAXIRAS, S. AND XEKALAKIS, P. 2004. 4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors. In Proceedings of the International Symposium on Low Power Electronics and design (ISLPED'04). ACM, New York, NY, 108-113.
66. KEUNG, H. N. L. C., DYSON, J. R. D., JARVIS, S. A., AND NUDD, G. R. 2004. Self-adaptive and self-optimising resource monitoring for dynamic grid environments. In Proceedings of the International Workshop on Database and Expert Systems Applications. 689-693.
67. KHAN, O. AND KUNDU, S. 2008. A framework for predictive dynamic temperature management of microprocessor systems. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'08). IEEE, 258-263.
68. KIM, T.-H., PERSAUD, R., AND KIM, C. H. 2008. Silicon odometer: An on-chip reliability monitor for measuring frequency degradation ofdigital circuits. IEEE J. Solid-State Circuits 43, 4, 874-880.
69. KONG, J., CHUNG, S. W., AND SKADRON, K. 2012. Recent thermal management techniques for microprocessors. ACM Comput. Surv. 44, 3 13:1-13:42.
70. KRAMER, D., BUCHTY, R., AND KARL, W. 2011. A light-weight approach for online state classification of selforganizing parallel systems. In Proceedings of the International Conference on Architecture of Computing Systems Workshops. 183-194.
71. KYUNG, H.-M., PARK, G.-H., KWAK, J. W., JEONG, W., KIM, T.-J., AND PARK, S.-B. 2007. Performance monitor unit design for an axi-based multi-core soc platform. In Proceedings of the ACM Symposium on Applied Computing (SAC'07). ACM, New York, NY, 1565-1572.
72. LEATHERMAN, R. 1997. On-Chip Instrumentation Approach to System-on-Chip Development. First Silicon Solutions.
73. Leatherman R, Stollon N. 2005. An Embedded Debugging Architecture For Socs. Ieee Potentials 24, 1, 12-16
74. LONG, J., MEMIK, S. O., MEMIK, G., AND MUKHERJEE, R. 2008. Thermal monitoring mechanisms for chip multiprocessors. ACM Trans. Archit. Code Optim. 5, 9:1-9:33.
75. LU, C.,WANG, X., AND KOUTSOUKOS, X. 2005. Feedback utilization control in distributed realtime systems with end-to-end tasks. IEEE Trans. Parallel Distrib. Syst. 16, 550-561.
76. LUK, C.-K., COHN, R.,MUTH, R., PATIL, H.,KLAUSER, A., LOWNEY, G., WALLACE, S.,REDDI, V. J., AND HAZELWOOD, K. 2005. Pin: building customized program analysis tools with dynamic instrumentation. SIGPLAN Not. 40, 190-200.
77. LUKOVIC, S. AND CHRISTIANOS, N. 2010. Hierarchical multi-agent protection system for noc based mpsocs. In Proceedings of the International Workshop on Security and Dependability for Resource Constrained Embedded Systems (S&D4RCES'10). ACM, New York, NY, 6:1-6:7.
78. MANGANO, D. AND STRANO, G. 2010. Enabling dynamic and programmable qos in socs. In Proceedings of the 3rd International Workshop on Network on Chip Architectures (NoCArc'10). ACM, New York, NY, 17-22.
79. MARESCAUX, T. AND CORPORAAL, H. 2007. Introducing the supergt network-on-chip: Supergt qos: more than just gt. In Proceedings of the 44th Annual Design Automation Conference (DAC'07). ACM, New York, NY, 116-121.
80. MARTINEZ, J. F., RENAU, J., HUANG, M. C., PRVULOVIC, M., AND TORRELLAS, J. 2002. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In Proceedings of the 35th Annual ACM/IEEE International Symposium on Microarchitecture. IEEE, 3-14.
81. MASSIE, M. L., CHUN, B. N., AND CULLER, D. E. 2004. The ganglia distributed monitoring system: design, implementation, and experience. Parallel Comput. 30, 5-6, 817-840.
82. MCGOWEN, R., POIRIER, C. A., BOSTAK, C., IGNOWSKI, J., MILLICAN, M., PARKS, W. H., AND NAFFZIGER, S. 2006. Power and temperature control on a 90-nm itanium family processor. IEEE J. Solid-State Circuits 41, 1, 229-237.
83. MENG, K., JOSEPH, R., DICK, R. P., AND SHANG, L. 2008. Multi-optimization power management for chip multiprocessors. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT'08). ACM, New York, NY, 177-186.
84. MERKEL, A. AND BELLOSA, F. 2008. Task activity vectors: a new metric for temperature-aware scheduling. In Proceedings of the 3rd ACM SIGOPS/EuroSys European Conference on Computer Systems. 1-12.
85. MILENKOVIC, M., MILENKOVIC, A., AND JOVANOV, E. 2005. Hardware support for code integrity in embedded processors. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES'05). ACM, New York, NY, 55-65.
86. MOCHOCKI, B. C., LAHIRI, K., CADAMBI, S., AND HU, X. S. 2006. Signature-based workload estimation for mobile 3d graphics. In Proceedings of the 43rd Annual Design Automation Conference (DAC'06). ACM, New York, NY, 592-597.
87. MODARRESSI, M., SARBAZI-AZAD, H., AND TAVAKKOL, A. 2010. An efficient dynamically reconfigurable on-chip network architecture. In Proceedings of the 47th Design Automation Conference (DAC'10). ACM, New York, NY, 166-169.
88. MOSHOVOS, A., MEMIK, G., CHOUDHARY, A., AND FALSAFI, B. 2001. JETTY: Filtering snoops for reduced energy consumption in SMP servers. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA'01). IEEE, 85.
89. MOUSA, H. AND KRINTZ, C. 2005. HPS: Hybrid profiling support. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05). IEEE, 38-50.
90. MUNAWAR, M. AND WARD, P. 2006. Adaptive monitoring in enterprise software systems. In Proceedings of the SIGMETRICS Workshop on Tackling Computer Systems Problems with Machine Learning Techniques.
91. MURALI, S., THEOCHARIDES, T., VIJAYKRISHNAN, N., IRWIN, M. J., BENINI, L., AND MICHELI, G. D. 2005. Analysis of error recovery schemes for networks on chips. IEEE Des. Test 22, 434-442.
92. NAKKA, N., KALBARCZYK, Z., IYER, R. K., AND XU, J. 2004. An architectural framework for providing reliability and security support. In Proceedings of the International Conference on Dependable Systems and Networks (DSN'04). IEEE, 585.
93. NETHERCOTE, N. AND SEWARD, J. 2007. Valgrind: A framework for heavyweight dynamic binary instrumentation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'07). 89-100.
94. NOLLET, V., MARESCAUX, T., VERKEST, D., MIGNOLET, J.-Y., AND VERNALDE, S. 2004. Operating-system controlled network on chip. In Proceedings of the 41st Annual Design Automation Conference (DAC'04). ACM, New York, NY, 256-259.
95. NOWROZ, A. N., COCHRAN, R., AND REDA, S. 2010. Thermal monitoring of real processors: techniques for sensor allocation and full characterization. In Proceedings of the 47th Design Automation Conference (DAC'10). ACM, New York, NY, 56-61.
96. NVIDIA TEGRA 3. 2012. www.nvidia.com/object/tegra-superchip.html.
97. PAPADOGIANNAKIS, A., KAPRAVELOS, A., POLYCHRONAKIS, M., MARKATOS, E. P., AND CIUFFOLETTI, A. 2006. Passive end-to-end packet loss estimation for grid traffic monitoring. In Proceedings of the CoreGRID Integration Workshop.
98. PARK, S.-B. AND MITRA, S 2010. Post-silicon bug localization for processors using IFRA. Comm. ACM 53, 2, 106-113.
99. PASTRNAK, M., H. N. DE WITH, P., AND MEERBERGEN, J. V. 2006. Qos concept for scalable MPEG-4 video object decoding on multimedia (NoC) chips. IEEE Trans. Consum. Electron. 52, 1418-1426.
100. POUCHARD, L., POOLE, S., LOTHIAN, J., AND GROER, C. 2009. Open standards for sensor information processing. Tech. rep. ORNL-TM-2009-145, Oak Ridge National Laboratury.
101. POURSHAGHAGHI, H. R. AND DE GYVEZ, J. P. 2009. Dynamic voltage scaling based on supply current tracking using fuzzy logic controller. In Proceedings of the 16th IEEE International Conference on Electronics, Circuits, and Systems. 779-782.
102. PRVULOVIC, M., ZHANG, Z., AND TORRELLAS, J. 2002. Revive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors. In Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA'02). IEEE, 111-122. TEGRA 3. 2012. www.nvidia.com/object/tegra-superchi
103. QURESHI, M. K. AND PATT, Y. N. 2006. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 423-432.
104. RADETZKI, M., FENG, C., ZHAO, X., AND JANTSCH, A. 2012. Methods for fault tolerance in networks on chip. ACM Comput. Surv. 44, 1-35.
105. RAGEL, R. G., PARAMESWARAN, S., AND KIA, S. M. 2005. Micro embedded monitoring for security in application specific instruction-set processors. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES'05). ACM, New York, NY, 304-314.
106. SAAB, C. B., BONNAIRE, X., AND FOLLIOT, B. 2002. Phoenix: A self adaptable monitoring platform for cluster management. Cluster Comput. 5, 1, 75-85.
107. SAEN, M., OSADA, K., ET AL. 2007. Embedded SoC resource manager to control temperature and data bandwidth. In Proceedings of the IEEE International Solid-State Circuits Conference (Digest of Technical Papers). 296-604.
108. SALAPURA, V., GANESAN, K., GARA, A., GSCHWIND, M., SEXTON, J. C., AND WALKUP, R. E. 2008. Next-generation performance counters: Towards monitoring over thousand concurrent events. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'08). IEEE, 139-146.
109. SALFNER, F., LENK, M., AND MALEK, M. 2010. A survey of online failure prediction methods. ACM Comput. Surv. 42, 3, 10:1-10:42.
110. SASTRY, S. S., BODIK, R., AND SMITH, J. E. 2001. Rapid profiling via stratified sampling. SIGARCH Comput. Archit. News 29, 278-289.
111. SCHMECK, H., MULLER-SCHLOER, C.,C AKAR, E.,MNIF, M., AND RICHTER, U. 2010. Adaptivity and self-organization in organic computing systems. ACM Trans. Auton. Adapt. Syst. 5, 3, 10:1-10:32.
112. SHARIFI, A., ZHAO, H., AND KANDEMIR, M. 2010. Feedback control for providing QoS in NoC-based multicores. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'10). European Design and Automation Association, 1384-1389.
113. SHI, W., LEE, H.-H. S., 'FALK, L., AND GHOSH, M. 2006. An integrated framework for dependable and revivable architectures using multicore processors. SIGARCH Comput. Archit. News 34, 2, 102-113.
114. SHU, L. AND LI, X. 2010. Temperature-aware energy minimization technique through dynamic voltage frequency scaling for embedded systems. In Proceedings of the 2nd International Conference on Education Technology and Comput. Vol. 2. V2-515-V2-519.
115. SINGH, P., KARL, E., BLAAUW, D., AND SYLVESTER, D. 2012. Compact degradation sensors for monitoring nbti and oxide degradation. IEEE Trans. VLSI Syst. 20, 9, 1645-1655.
116. SKADRON, K.,ABDELZAHER, T., AND STAN, M. R. 2002. Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'02). 17-28.
117. SKADRON, K., STAN, M. R., SANKARANARAYANAN, K.,HUANG, W., VELUSAMY, S., AND TARJAN, D. 2004. Temperatureaware microarchitecture: Modeling and implementation. ACM Trans. Architect. Code Optim. 1, 1, 94-125.
118. SMOLENS, J. C.,GOLD, B.T., KIM, J., FALSAFI, B.,HOE, J. C., AND NOWATZYK, A. G. 2004. Fingerprinting: bounding soft-error detection latency and bandwidth. In Proceedings of the 11th International Conference of Architectural Support for Programming languages and opereating Systems. ACM New York, NY, 224-234.
119. SPRUNT, B. 2002. The basics of performance-monitoring hardware. IEEE Micro 22, 64-71.
120. STOICA, A. AND ANDREI, R. 2007. Adaptive and evolvable hardware-a multifaceted analysis. In Proceedings of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems (AHS'07). IEEE, 486-498. TEGRA 3. 2012. www.nvidia.com/object/tegra-superchi
121. SUH, G. E., LEE, J. W., ZHANG, D., AND DEVADAS, S. 2004. Secure program execution via dynamic information flow tracking. SIGARCH Comput. Archit. News 32, 85-96.
122. SWEENEY, P. F., HAUSWIRTH, M., CAHOON, B., CHENG, P., DIWAN, A., GROVE, D., AND HIND, M. 2004. Using hardware performance monitors to understand the behavior of java applications. In Proceedings of the 3rd Conference on Virtual Machine Research and Technology Symposium, USENIX Association, Berkeley, CA, 5.
123. SYLVESTER, D.,BLAAUW, D., AND KARL, E. 2006. ElastIC: An adaptive self-healing architecture for unpredictable silicon. IEEE Des. Test 23, 484-490.
124. TEDESCO, L., CLERMIDY, F., AND MORAES, F. 2009. A monitoring and adaptive routing mechanism for qos traffic on mesh noc architectures. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'09.) ACM, New York, NY, 109-118.
125. TILERA CORPORATION. 2009. The TILE64 chip. www.tilera.com.
126. TSCHANZ, J., BOWMAN, K., LU, S.-L., ASERON, P., KHELLAH, M., RAYCHOWDHURY, A., GEUSKENS, B., TOKUNAGA, C., WILKERSON, C.,KARNIK, T., ANDDE, V. 2010. A 45nm resilient and adaptive microprocessor core for dynamic variation tolerance. In Proceedings of the IEEE International Solid-State Circuits Conference (Digest of Technical Papers) (ISSCC). 282-283.
127. TSCHANZ, J., BOWMAN, K., WILKERSON, C., LU, S.-L., AND KARNIK, T. 2009. Resilient circuits: enabling energyefficient performance and reliability. In Proceedings of the International Conference on Computer-Aided Design (ICCAD'09). ACM, New York, NY, 71-73.
128. VAN DEN BRAND, J.W., CIORDAS, C., GOOSSENS, K., AND BASTEN, T. 2007. Congestion-controlled best-effort communication for networks-on-chip. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07). EDA Consortium, San Jose, CA, 948-953.
129. VERMEULEN, B. AND GOOSSENS, K. 2010. Debugging multi-core systems on chip. In Multi-Core Embedded Systems, G. Kornaros, Ed., CRC Press, Taylor & Francis Group, 153-198.
130. WANG, P.-H., YANG, C.-L., CHEN, Y.-M., AND CHENG, Y.-J. 2011. Power gating strategies on GPUs. ACM Trans. Archit. Code Optim. 8, 3, 13:1-13:25.
131. WANG, Y.,MA, K., AND WANG, X. 2009. Temperature-constrained power control for chip multiprocessors with online model estimation. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09). ACM, New York, NY, 314-324.
132. WEISSEL, A. AND BELLOSA, F. 2004. Dynamic thermal management for distributed systems. In Proceedings of the 1st Workshop on Temperature-Aware Computer Systems (TACS'04).
133. WELLS, P. M., CHAKRABORTY, K., AND SOHI, G. S. 2009. Mixed-mode multicore reliability. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'09). ACM, New York, NY, 169-180.
134. WEN, C.-N., CHOU, S.-H., CHEN, C.-C., AND CHEN, T.-F. 2012. NUDA: A non-uniform debugging architecture and nonintrusive race detection for many-core systems. IEEE Trans. Comput. 61, 2, 199-212.
135. XILINX CHIPSCOPE. www.xilinx.com/tools/cspro.htm.
136. XU, M., BODIK, R., AND HILL, M. D. 2003. A flight data recorder for enabling full-system multiprocessor deterministic replay. In Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA'03). ACM, New York, NY, 122-135.
137. YAO, J., LIU, X., YUAN, M., AND GU, Z. 2008. Online adaptive utilization control for real-time embedded multiprocessor systems. In Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. (CODES+ISSS'08). ACM, New York, NY, 85-90.
138. ZHANG, X.,WANG, Z., GLOY, N., CHEN, J. B., AND SMITH, M. D. 1997. System support for automatic profiling and optimization. SIGOPS Operating Syst. Rev. 31, 5, 15-26.
139. ZHANG, Y. AND SRIVASTAVA, A. 2011. Accurate temperature estimation using noisy thermal sensors for Gaussian and non-Gaussian cases. IEEE Trans. VLSI Syst. 19, 9, 1617-1626.
140. ZHAO, J.,MADDURI, S., VADLAMANI, R., BURLESON,W., AND TESSIER, R. 2011. A dedicated monitoring infrastructure for multicore processors. IEEE Trans VLSI Syst. 19, 6, 1011-1022.
141. ZHOU, P., TEODORESCU, R., AND ZHOU, Y. 2007. Hard: Hardware-assisted lockset-based race detection. In Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture. IEEE, 121-132. .