Thermal monitoring mechanisms for chip multiprocessors

Transactions on Architecture and Code Optimization

Volumn 5, Issue 2, 2008, Pages

  Long, Jieyi ^a,c   Memik, Seda Ogrenci ^a,c   Memik, Gokhan ^a,c   Mukherjee, Rajarshi ^b  

^a NORTHWESTERN UNIVERSITY   (United States)

^b SYNOPSYS INC   (United States)

^c Northwestern University   (United States)

Author keywords

Nonuniform and uniform sensor placement; Thermal sensor allocation

Indexed keywords

CHIP MULTI PROCESSORS; MAXIMUM TEMPERATURE; NONUNIFORM AND UNIFORM SENSOR PLACEMENT; SENSOR READINGS; THERMAL SENSOR ALLOCATION;

COMPUTER NETWORKS; INTERPOLATION; MECHANISMS; MULTIPROCESSING SYSTEMS; SYSTEMS ANALYSIS; THERMAL VARIABLES CONTROL;

SENSORS;

EID: 51149097921     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1400112.1400114     Document Type: Article

References (43)

1. BINKERT, N. L. D. ET AL. 2006. The M5 simulator: Modeling networked systems. IEEE Micro, 26, 4, 52-60.
2. BLACKBURN, D. L. 2004. Temperature measurements of semiconductor devices - A Review. In Semiconductor Thermal Measurement, Modeling and Management Symposium.
3. BORKAR, S. 1999. Design challenges of technology scaling. IEEE Micro (July-Aug.) 19, 4, 23-29.
4. BROOKS, D., TIWARI, V., AND MARTONOSI, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In International Symposium on Computer Architecture.
5. BORKAR, S., KARNIK, T., NARENDRA, S., TSCHANZ, J., KESHAVARZI, A., AND DE, V. 2003. Parameter variations and impact oncircuits and microarchitecture. In Design Automation Conference. Anaheim, CA.
6. BORKAR, S. ET AL. 2005. Platform 2015: Intel processor and platform evolution for the next decade. Whitepaper.
7. BRATEK, P. AND KOS, A. 2001. Temperature sensors placement strategy for fault diagnosis in integrated circuits. In Symposium on Semiconductor Thermal Measurement and Management.
8. CONG, J., WEI, J., AND ZHANG, Y. 2004. A thermal-driven floorplanning algorithm for 3D ICs. In International Conference on Computer-Aided Design.
9. DORSEY, J. ET AL. 2007. An integrated quad-core opteron processor. In International Solid-State Circuits Conference.
10. GUNTHER, S. ET AL. 2001. Managing the impact of increasing microprocessor power consumption. Intel Tech. J.
11. http://www.capgo.com/Resources/Temperature/Semiconductor/Semi.html. Introduction to Semi-conductor Temperature Sensors.
12. http://download.intel.com/design/Pentium4/datashts/29864312.pdf. Intel Pentium 4 Processor with 512-KB L2 Cache on 0.13 Micron Process Thermal Design Guidelines. 2002.
13. http://www.maxim-ic.com/appnotes.cfm?an_pk=689. IC Temperature Sensor Find the Hot Spots. 2001.
14. HUANG, W. ET AL. 2004. Compact thermal modeling for temperature-aware design. In Design Automation Conference.
15. HUANG, W. ET AL. 2000. A framework for dynamic energy efficiency and temperature management. In International Symposium on Microarchitecture.
16. JUANG, P. ET AL. 2005. Coordinated, distributed, formal energy management of chip multiprocessors. In International Symposium on Low Power Electronics and Systems.
17. KAXIRAS, S. AND XEKALAKIS, P. 2004. 4T-decay sensors: A new class of small, fast, robust, and low-power, temperature/leakage sensors. In International Symposium on Low Power Electronics and Design.
18. KONGETIRA, P., AINGARAN, K., AND OLUKOTUN, K. 2005. Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25, 2, 21-29.
19. KRINITSIN, V. Pentium 4 and Athlon XP: Thermal Conditions. Available from http://www.digit-life.com/articles/ pentium4athlonxpthermalmanagement/.
20. KUMAR, R., ZYUBAN, V., AND TULLSEN, D. M. 2005. Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling. In International Symposium on Computer Architecture.
21. LEE, K.-J., SKADRON, K., AND HUANG, W. 2005. Analytical model for sensor placement on microprocessors. In International Conference on Computer Design.
22. LI, Y., BROOKS, D., BROOKS, HU, Z., SKADRON, K. 2005. Performance, energy, and thermal considerations for SMT and CMP architectures. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture. San Francisco, CA.
23. LIU, Y. ET AL. 2007. Accurate Temperature-dependent integrated circuit leakage powerestimation is easy. In Design, Automation and Test in Europe.
24. LOPEZ-BUEDO, S., GARRIDO, J., AND BOEMO, E. I. 2002. Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems. IEEE Trans. Components Packaging Tech. 25, 4, 561-566.
25. MONDAL, S., MUKHERJEE, R., AND MEMIK, S. O. 2006. Fine-grain thermal profiling and sensor insertion for FPGAs. In IEEE International Symposium on Circuits and Systems.
26. MUKHERJEE, R. AND MEMIK O. S. 2006. Systematic temperature sensor allocation and placement for microprocessors. In IEEE/ACM Design Automation Conference (DAC). San Francisco, CA.
27. MUKHERJEE, R., MONDAL, S., AND MEMIK, S. O. 2006. Thermal sensor allocation and placement for reconfigurable systems. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, CA.
28. PHAM, D. ET AL. 2005. The design and implementation of a first generation cell processor. In International Solid-State Circuits Conference.
29. POWELL, M. D., GOMMA, M., AND VIJAYKUMAR, T. N. 2004. Heat-and-Run: Leveraging SMT and CMP to manage power density through the operating system. In International Conference on Architectural Support for Programming Languages and Operating Systems.
30. POIRIER, C. ET AL. 2005. Power and temperature control on a 90nm itanium-family processor. In International Solid-State Circuits Conference.
31. QUENOT, G. M., PARIS, N., AND ZAVIDOVIQUE, B. 1991. A Temperature and voltage measurement cell for VLSI circuits. In Euro ASIC Conference.
32. RATTNER, J. R. 2005. Keynote at the intel developer conference. Available from http://www.intel.com/technology/techresearch/idf/platform-2015- keynote.htm.
33. ROTEM, E. ET AL. 2004. Analysis of thermal monitor features of the Intel Pentium M processor. In Workshop on Temperature-aware Computer Systems.
34. ROTEM, E. ET AL. 2006. Temperature measurementinthe Intelcore duoprocessor. In International Workshop on Thermal Investigations of ICs.
35. SANKARANARAYANAN, K. ET AL. 2005. A case for thermal-aware floorplanning at the microarchitectural level. J. Instruction-Level Parallelism. 7, 1-16.
36. SHERWOOD, T., PERELMAN, E., AND CALDER, B. 2001. Basic block distribution analysis to find periodic behavior and simulation points in applications. In International Conference on Parallel Architectures and Compilation Techniques.
37. SKADRON, K. ET AL. 2003. Temperature-aware microarchitecture. In International Symposium on Computer Architecture.
38. SPEC-CPU2000. 2000. Standard Performance Evaluation Council, Performance Evaluation in the New Millennium, Version 1.1.
39. SRINIVASAN, J. ET AL. 2004. The case for lifetime reliability-aware microprocessors. In International Symposium on Computer Architecture.
40. TUTHILL, M. 1998. A switched-current, switched-capacitor temperature sensor in 0.6 um CMOS. IEEE J. Solid-State Circuits. 33, 7, 1117-1122.
41. TSAI, J., CHEN, C. C., CHEN, G., GOPLEN, B., QIAN, H., ZHAN, Y., KANG, S., WONG, M. D. F., AND SAPATNEKAR, S. S. 2006. Temperature-aware placement for SOCs. In Proceedings of the IEEE. 94, 8 (Aug.), 1502-1518.
42. VELUSAMY, S. ET AL. 2005. Monitoring temperature in FPGA based SoCs. In International Conference on Computer Design.
43. WANG, N., ZHANG, S., AND ZHOU, R. 2003. A novel built-in CMOS sensor for on-line thermal monitoring of VLSI circuits. In International Conference on ASIC.