A framework for predictive dynamic temperature management of microprocessor systems

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 258-263

  Khan, Omer ^a   Kundu, Sandip ^a  

^a University of Massachusetts   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT SYSTEMS; DESIGN CONSTRAINTS; DYNAMIC VOLTAGE AND FREQUENCY SCALING; HARDWARE COMPONENTS; HIGH COSTS; INSTRUCTION LEVEL PARALLELISMS; LOW COSTS; MAXIMUM PERFORMANCES; MICROPROCESSOR SYSTEMS; MULTITASKING ENVIRONMENTS; OPTIMAL PERFORMANCES; TEMPERATURE MANAGEMENTS; THERMAL MANAGEMENTS; THERMAL MONITORING; TRANSISTOR COUNTS; VIRTUAL MACHINES;

MACHINE COMPONENTS; SCALABILITY; TEMPERATURE CONTROL;

COMPUTER AIDED DESIGN;

EID: 57849127951     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681583     Document Type: Conference Paper

References (18)

1. D. Brooks, M. Martonosi, "Dynamic Thermal Management for High-Performance Microprocessors", ISCA, 2001
2. K. Skadron et al., "Temperature-Aware Microarchitecture: Extended Discussion and Results", U. Va., Tech. Report CS-2003-08, 2003
3. E. Rohou, M. Smith, "Dynamically managing processor temperature and power", In 2nd Workshop on Feedback Directed Optimization, Nov. 1999
4. J. Srinivasan, S. V. Adve, "Predictive Dynamic Thermal Management for Multimedia Applications", Int'l Conf. on Supercomputing, 2003
5. T.D. Burd, T. Pering, A. Stratakos, R. Broderson, "Dynamic Voltage Scaled Microprocessor System", ISSCC, Vol. 35, No. 11, Nov. 2000
6. Advanced Configuration and Power Interface (ACPI). Document available at http://www.acpi.info/spec.htm
7. "Revision Guide for AMD NPT Family 0Fh Processors", AMD Publication # 33610, October 2006, Page 13
8. C. Poirier, R. McGowen, C. Bostak, S. Naffziger, "Power and Temperature Control on a 90nm Itanium®-Family Processor", ISSCC, 2005
9. International Technology Roadmap for Semiconductor (ITRS). Document available at http://public/itrs.net/
10. M. Kanellos, "Intel's roadmap quickly reworked", CNET News.com, May 2004
11. H. Sanchez et al., "Thermal System Management for high performance PowerPC microprocessors", Proc. of COMPCON, Page. 325, 1997
12. M. Huang, J. Renau, S. Yoo, J. Torellas, "A Framework for Dynamic Energy Efficiency and Temperature Management", MICRO-33, 2000
13. S. Borkar, "Design Challenges of Technology Scaling", In IEEE Micro, Vol. 19, Issue 4, Pages 23-29, 1999
14. Jim Smith, Ravi Nair, "Virtual Machines: Versatile Platforms for Systems and Processes", Morgan Kaufmann Pub, 2005
15. J. Renau et al., "SESC Simulator", 2005; http://sesc. sourceforge.net
16. D. Brooks, V. Tiwari, M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations", ISCA, 2000
17. P. Shivakumar, N. Jouppi, "CACTI 3.0: An integrated cache timing, power, and area model", Tech. Report 2001/2, Compaq, 2001
18. K. Skadron et al., "HotSpot: Techniques for Modeling Thermal Effects at the Processor-Architecture Level", In THERMINIC, 2002