Microprocessor design issues: Thoughts on the road ahead

IEEE Micro

Volumn 25, Issue 3, 2005, Pages 16-31

  Flynn, Michael J ^a   Hung, Patrick ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR INTEGRATED CIRCUITS; CACHE MEMORY; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; DESIGN FOR TESTABILITY; DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; LOGIC CIRCUITS; PERSONAL COMPUTERS; SERVERS; STATIC RANDOM ACCESS STORAGE; TRANSISTORS;

EMBEDDED PROCESSORS; GENERAL PURPOSE COMPUTATIONAL MICROPROCESSOR; SPECIALIZED MICROPROCESSOR; SYSTEM-ON-CHIP;

MICROPROCESSOR CHIPS;

EID: 22944492681     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2005.56     Document Type: Article

References (40)

1. M.J. Flynn, P. Hung, and K.W. Rudd, "Deep-Submicron Microprocessor Design Issues," IEEE Micro, vol. 19, no. 4, July-Aug. 1999, pp. 11-22.
2. International Technology Roadmap for Semiconductors, Semiconductor Industry Assoc., 2003; http://public.itrs.net/.
3. M. Baron, "MPU EDA to face Complexity," Microprocessor Report, 12 July 2004.
4. P. Glaskowsky, "Putting Prescott in Perspective," Microprocessor Report, 17 Feb. 2004.
5. R. Kalla et al., "IBM Power5 Chip: A Dual-Core Multithreaded Processor," IEEE Micro, vol. 24, no. 2, Mar.-Apr. 2004, pp. 40-47.
6. C. McNairy and R. Bhatia, "Montecito: The Next Product in the Itanium Processor Family," Hot Chips 16 Conf. Record; http://www.hotchips.org/archives/hc16/.
7. P. Kongetira, "A 32-way Multithreaded SPARC Processor," Hot Chips 16 Conf. Record; http://www.hotchips.org/archives/hc16/.
8. P. Glaskowsky, "AMD Athlon 64: The Game's On," Microprocessor Report, 14 Oct. 2003.
9. K. Krewell, "Dothan by the Numbers," Microprocessor Report, 24 May 2004.
10. K. Krewell, "Intel's PC Roadmap Sees Double," Microprocessor Report, 1 June 2004.
11. K. Krewell, "AMD vs. Intel in Dual-Core Duel," Microprocessor Report, 6 July 2004.
12. P.N. Glaskowsky, "Servers Take Giant Steps," Microprocessor Report, 9 Feb. 2004.
13. T. Starnes, Programmable Microcomponent Forecast through 2006, Gartner, Feb. 2003.
14. B. Lewis, Microprocessor Cores Shape Future SLI/SOC Market, Gartner, 2002.
15. Henry Chang et al., Surviving the SOC Revolution, Kluwer Academic Publishers, 1999.
16. R. Tummala, "SOP: Microelectronic Systems Packaging Technology for the 21st Century," Advanced Microelectronics, vol. 26, no. 3, May-June 1999, pp. 29-37.
17. S. Furber, ARM: System-on-Chip Architecture, 2nd ed., Addison-Wesley, 2000.
18. M. Evers, "Low Power AMD Athlon 64 and AMD Opteron Processors," Hot Chips 16 Conf. Record; http://www.hotchips. org/archives/hc16/.
19. V. Zyuban and P. Strenski, "Unified Methodology for Resolving Power-Performance Tradeoffs at the Microarchitectural and Circuit Levels," Proc. Int'l Symp. Low-Power Electronic Design (ISLPED 02), IEEE Press, 2002, pp. 166-171.
20. F. Kobayashi et al., "Hardware Technology for Hitachi M-880 Processor Group," 41st Electronic Components and Technologies Conf., IEEE Press, 1991, pp. 693-703.
21. J.D. Ullman, Computational Aspects of VLSI, Computer Science Press, 1984.
22. D. Harris and M.A. Horowitz, "Skew-Tolerant Domino Circuits," IEEE J. Solid-State Circuits, vol. 32, no. 11, Nov. 1997, pp. 1702-1711.
23. V. Agarwal et al., "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures," 27th Ann. Int'l Symp. Computer Architecture (ISCA 00), IEEE CS Press, 2000, pp. 248-259.
24. M.S. Hrishikesh et al., "The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays," Proc. 29th Ann. Int'l Symp Computer Architecture (ISCA 02), IEEE CS Press, 2002, pp. 14-24.
25. P.K. Dubey and M.J. Flynn, "Optimal Pipelining," J. Parallel and Distributed Computing, vol. 8, no. 1, Jan. 1990, pp. 10-19.
26. M.J. Flynn, Computer Architecture: Pipelined and Parallel Processor Design, Jones and Bartlett Publishers, 1995.
27. G. McFarland, "CMOS Technology Scaling and Its Impact on Cache Delay," PhD thesis, Stanford Univ., June 1997.
28. J. Hines, Midyear 2003 Semiconductor Manufacturing Market: Wafer Foundry, Gartner, Aug. 2003.
29. IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture, 1990.
30. A. L. Crouch, Design-For-Test for Digital ICs and Embedded Core Systems, Prentice-Hall, 1999.
31. N.R. Adiga et al. (The BlueGene/L Team), "An Overview of the BlueGene/L Supercomputer," Proc. 2002 ACM/IEEE Conf. on Supercomputing (SC 02), IEEE CS Press, 2002, pp. 1-22.
32. O. Mencer et al., "Design Space Exploration with A Stream Compiler," IEEE Int'l Conf. on Field Programmable Technology (FPT 03), IEEE Press, 2003, pp. 270-277.
33. J. Kakino et al., "A 29.5 Tflops Simulation of Planetesimals in Uranus-Neptune Region on GRAPE-6," Proc. 2002 ACM/IEEE Conf. on Supercomputing (SC 02), IEEE Press, 2002, pp. 1-14.
34. W. Athas et al., "A Low-Power Digital Systems Based on Adiabatic Switching Principles," IEEE J. Solid-State Circuits, vol. 2, no. 12, Dec. 1994, pp. 398-407.
35. J. Tschanz et al., "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variation on Microprocessor Frequency and Leakage," Digest of Tech. Papers 2002 IEEE Int'l Solid-State Circuits Conf. (ISSCC 02), IEEE Press, 2002, pp. 412-413.
36. Advanced Configuration and Power Interface Specification, revision 2.0c, Compaq Computer Corp., Intel Corp., Microsoft Corp., Phoenix Technologies Ltd., and Toshiba Corp., 25 Aug. 2003.
37. J. Montanaro et al., "A 160-MHz, 32-b, 0.5W CMOS RISC Microprocessor," IEEE J. Solid-State Circuits, vol. 31, no. 11, Nov. 1996, pp. 1703-1714.
38. D. Mizoguchi et al., "A 1.2Gb/s/pin Wireless Superconnect Based on Inductive Inter-chip Signaling (IIS)," Digest of Tech. Papers 2004 IEEE Int'l Solid-State Circuits Conf. (ISSCC 04), IEEE Press, 2004, pp. 142-143.
39. A. Liu et al., "A High-Speed Silicon Optical Modulator Based on a Metal-Oxide-Semiconductor Capture," Nature, vol. 427, no. 6975, Feb. 2004, pp. 615-618.
40. D.A.B. Miller, "Physical Reasons for Optical Interconnection," Int'l J. Optoelectronics, vol. 11, no. 3, May-June 1997, pp. 155-168.