Feedback control for providing QoS in NoC based multicores

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1384-1389

  Sharifi, Akbar ^a   Zhao, Hui ^a   Kandemir, Mahmut ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROLLERS; FEEDBACK CONTROL; NETWORK ARCHITECTURE; PROPORTIONAL CONTROL SYSTEMS; ROUTERS; TWO TERM CONTROL SYSTEMS;

COMMUNICATION THROUGHPUTS; CONTROL ARCHITECTURE; EMBEDDED APPLICATION; GLOBAL CONTROLLERS; MULTIPLE APPLICATIONS; NETWORK-ON-CHIP(NOC); NOC-BASED MULTICORES; PID (PROPORTIONALINTEGRAL-DERIVATIVE);

NETWORK-ON-CHIP;

EID: 77953093269     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5457029     Document Type: Conference Paper

References (19)

1. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," In DAC, 2001.
2. L. Benini and G. D. Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computers, 35:70-78, 2002.
3. A. Hemani, et al, "Network on chip: An Architecture for Billion Transistor Era," In NorChip, 2000.
4. P. Guerrier and A. Greiner, "A Generic Architecture For On-Chip Packet-Switched Interconnections," In DATE, 2000.
5. J. L. Hellerstein, Y. Diao, S. Parekh, D. M. Tilbury, "Feedback Control of Computing Systems," WILEY, 2004.
6. Ch.L. Chou, R. Marculescu, "User-Aware Dynamic Task Allocation in Networks-on-Chip," In DATE, 2008.
7. AMD. ATI Radeon HD 2900 Graphics Technology. http:// ati.amd. com/products/Radeonhd2900/specs.html.
8. L. S. Peh and W. J. Dally, "A Delay Model for Router Microarchitectures," IEEE Micro, 21:26-34, 2001.
9. E. Beigne et al"An Asynchronous NOC Architecture Providing Low Latency Service and its Multi-Level Design Framework,"In ASYNC, 2005.
10. W. J. Dally and C. L. Seitz,"Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Computers, 36(5):547-553, 1987.
11. R. Dobkin, R Ginosar snd I. Cidon, "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation," In NOCS, 2007.
12. M. Al Faruque and J. Henkel, "Minimizing Virtual Channel Buffer for Routers in On-Chip Communication Architectures," In DATE, 2008.
13. D. Andreasson and S. Kumar, "Slack-Time Aware Routing in NoC Systems," In ISCAS, 2005.
14. E. Rijpkema et al "Trade Offs in The Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip," In DATE , 2003.
15. E. Bolotin et al"QNoC: QoS Architecture and Design Process for Network on Chip," Systems Architecture, 50:105-128, 2004.
16. K. Goossens et al "Networks on Silicon: Combining Best-Effort and Guaranteed Services," In DATE, 2002.
17. U.K. Ogras et al "Variation-Adaptive Feedback Control for Networkson-Chip with Multiple Clock Domains," In DAC, 2008.
18. H.S. Wang, X. Zhu, L.Sh. Peh and Sh. Malik, "Orion: A Power-Performance Simulator for Interconnection Networks," In MICRO, 2002.
19. R. Dick, "Embedded System Synthesis Benchmarks (E3S),"http:// www. ece.northwestern. edu/~dickrp/e3s", 2007.