A one-shot configurable-cache tuner for improved energy and performance

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 755-760

  Gordon Ross, Ann ^a   Viana, Pablo ^b   Vahid, Frank ^a,c   Najjar, Walid ^a   Barros, Edna ^d  

^a University of California Riverside

^b FEDERAL UNIVERSITY OF ALAGOAS   (Brazil)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d FEDERAL UNIVERSITY OF PERNAMBUCO   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; DATA ACQUISITION; MICROPROCESSOR CHIPS; ONLINE SEARCHING;

CACHE CONFIGURATION; CACHE TUNING; INTRUSIVE APPROACH;

TUNERS;

EID: 34548329435     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364686     Document Type: Conference Paper

References (28)

1. B. Agrawal, T. Sherwood. Modeling TCAM power for next eneration network devices. IEEE International Symposium on Performance Analysis of Systems and Software, 2006.
2. D. Albonesi. Selective cache ways: on-demand cache resource allocation. MICRO 1999
3. ARM, www.arm.com.
4. Artisan. www.artisan.com
5. R. Balasubramonian, D. Albonesi, A. Byuktosunoglu, S. Dwarkada. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. MICRO 2000.
6. E. Berg, E. Hagerstein. StatCache: a probabilistic approach to efficient and accurate data locality analysis. IEEE International Symposium on Performance Analysis of Systems and Software, 2004.
7. D. Burger, T. Austin, S. Bennet. Evaluating future microprocessors: the simplescalar toolset.University of Wisconsin-Madison. Computer Science Department Technical Report CS-TR-1308, July 2000
8. A. Ghosh, T. Givargis. Cache optimization for embedded processor cores: an analytical approach. International Conference on Computer Aided Design, November 2003.
9. T. Givargis. F. Vahid. Platune: a tuning framework for system-on-a-chip platforms. IEEE Transactions on Computer Aided Design, November 2002.
10. A. Gordon-Ross, F. Vahid, N. Dutt. Automatic tuning of two-level caches to embedded applications. Design Automation and Test in Europe, Feb 2004.
11. A. Gordon-Ross, F. Vahid, N. Dutt. Fast configurable-cache tuning with a unified second level cache. International Symposium on Low Power Electronics and Design, 2005.
12. M. Hill, A. Smith. Evaluating associativity in CPU caches, IEEE Transactions on Computing, 1989.
13. R. Kempke. A. McAuley. Ternary CAM memory architecture and methodology. U.S. Patent 5 841 874, Aug 13 1996
14. C. Lee, M. Potkonjak, W.H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communication systems. MICRO 1997.
15. A. Malik, W. Moyer, D. Cermak. A low power unified cache architecture providing power and performance flexibility. International Symposium on Low Power Electronics and Design, 2000
16. R. Mattson, J. Gecsei, D. Slutz, I. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 1970
17. MicroBlaze, www.xilinx.com
18. M. Palesi, T. Givargis, Multi-objective design space exploration using genetic algorithms. International Workshop on Hardware/Software Codesign, May 2002
19. J. Pierper, A. Mellan, J. Paul, D. Thomas, F. Karim. High level cache simulation for heterogeneous multiprocessors, Design Automation Conference, 2004
20. V. Ravikumar, R. Mahapatra, L. Bhuyan. EaseCAM: an energy and storage efficient TCAM-based router architecture for IP lookup. IEEE Transactions on Computers, May 2005.
21. S. Segars. Low power design techniques for microprocessors, International Solid State Circuit Conf, 2001
22. R. Sugumar, S. Abraham. Efficient simulation of multiple cache configurations using binomial trees. Technical Report CSE-TR-111-91, 1991.
23. T. Sherwood, S. Sair, B. Calder. Phase tracking and prediction. 30th International Symposium on Computer Architecture, 2003
24. D. Suresh, W. Najjar, F. Vahid, J. Villarreal, G. Stitt. Profiling tools for hardware/software partitioning of embedded aplications. LCTES 2003.
25. Synopsys, www.synopsys.com
26. Tensilica, Xtensa Processor Generator, www.tensilica.com/.
27. P. Viana. A methodology to explore the design space of memory hierarchies for embedded systems. PhD Thesis, 2006
28. C. Zhang, F. Vahid, W. Najjar. A highly-configurable cache architecture for embedded systems. 30th Annual International Symposium on Computer Architecture, June 2003.