ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2002, Pages 111-122

  Prvulovic, Milos ^a   Zhang, Zheng ^b   Torrellas, Josep ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIT ERROR RATE; CACHE MEMORY; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; COMPUTER SYSTEM RECOVERY; STORAGE ALLOCATION (COMPUTER);

FORWARD ERROR RECOVERY (FER); SHARED-MEMORY MULTIPROCESSORS;

MULTIPROCESSING SYSTEMS;

EID: 0036290620     PISSN: 08847495     EISSN: None     Source Type: Journal    
DOI: 10.1109/ISCA.2002.1003567     Document Type: Article

References (33)

1. Cache-aided rollback error recovery (CARER) algorithms for shared-memory multiprocessor systems
2. Evaluating non-deterministic multithreaded commercial workloads
3. DIVA: A reliable substrate for deep submicron microarchitecture design
4. An architecture for tolerating processor failures in shared-memory multiprocessors
5. Cache management in a tightly coupled fault tolerant multiprocessor
6. Manetho: Transparent rollback-recovery with low overhead, limited rollback, and fast output commit
7. A recoverable distributed shared memory integrating coherence and recoverability
8. An execution-driven framework for fast and accurate simulation of superscalar processors
9. The SGI origin: A ccNUMA highly scalable server
10. The stanford dash multiprocessor
11. Fault recovery mechanism for multiprocessor servers
12. COMA: An opportunity for building fault-tolerant scalable shared memory multiprocessors
13. An efficient and scalable approach for implementing fault-tolerant DSM architectures
14. Detailed design and evaluation of redundant multithreading alternatives
15. A case for redundant arrays of inexpensive disks (RAID)
16. Memory exclusion: Optimizing the performance of checkpointing systems
17. Experimental assessment of workstation failures and their impact on checkpointing systems
18. Faster checkpointing with N + 1 parity
19. Diskless checkpointing
20. System structure for software fault tolerance
21. SafetyNet: Improving the availability of shared memory multiprocessors with global checkpoint/recovery
22. Scalable fault-tolerant distributed shared memory
23. Multiprocessor architecture using an audit trail for fault tolerance
24. Slipstream processors: Improving both performance and fault tolerance
25. Hardware fault containment in scalable shared-memory multiprocessors
26. Transient-fault recovery using simultaneous multithreading
27. The SPLASH-2 programs: Characterization and methodological considerations
28. Error recovery in shared memory multiprocessors using private caches