An integrated GPU power and performance model

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2010, Pages 280-289

  Hong, Sunpyo ^a   Kim, Hyesoon ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b Georgia Institute of Technology   (United States)

Author keywords

Analytical model; CUDA; Energy; GPU architecture; Performance; Powerestimation

Indexed keywords

ANALYTICAL MODEL; ARCHITECTURAL SIMULATION; DYNAMIC POWER; ENERGY CONSUMPTION; EXECUTION TIME; HARDWARE PERFORMANCE COUNTERS; INTEGRATED POWER; MANY-CORE; MEMORY BANDWIDTHS; MULTI CORE; MULTI-CORE PROCESSOR; OPTIMAL NUMBER; PARALLEL PROCESSOR; PERFORMANCE IMPROVEMENTS; PERFORMANCE MODEL; PERFORMANCE OPTIMIZATIONS; POWER CONSUMPTION; POWER MODEL; PREDICTION MODEL; RUNTIMES;

COMPUTER SIMULATION; COMPUTERS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; MODELS; OPTIMIZATION; PENSION PLANS; PROGRAM PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 77954994853     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1815961.1815998     Document Type: Conference Paper

References (24)

1. Extech 380801. http://www.extech.com/instrument/products/310-399/380801. html.
2. NVIDIA GeForce series GTX280, 8800GTX, 8800GT. http://www.nvidia.com/ geforce.
3. Nvidia's next generation cuda compute architecture. http://www.nvidia. com/fermi.
4. S. Borkar. Design challenges of technology scaling. IEEE Micro, 19(4):23-29, 1999.
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In ISCA-27, 2000.
6. J. A. Butts and G. S. Sohi. A static powermodel for architects. Microarchitecture, 0:191-201, 2000.
7. G. Contreras and M. Martonosi. Power prediction for intel xscale processors using performance monitoring unit events. In ISLPED, 2005.
8. R. Fu, A. Zhai, P.-C. Yew, W.-C. Hsu, and J. Lu. Reducing queuing stalls caused by data prefetching. In INTERACT-11, 2007.
9. S. Hong and H. Kim. An analytical model for a gpu architecture with memory-level and thread-level parallelism awareness. In ISCA, 2009.
10. S. Huang, S. Xiao, and W. Feng. On the energy efficiency of graphics processing units for scientific computing. In IPDPS, 2009.
11. Intel. Intel ®Nehalem Microarchitecture. http://www.intel.com/ technology/architecture-silicon/next-gen/.
12. C. Isci and M. Martonosi. Runtime power monitoring in high-end processors: Methodology and empirical data. In MICRO, 2003.
13. A. Kerr, G. Diamos, and S. Yalamanchili. A characterization and analysis of ptx kernels. In IISWC, 2009.
14. J. Li and J. F. Martínez. Power-performance considerations of parallel computing on chip multiprocessors. ACM Trans. Archit. Code Optim., 2(4):397-422, 2005.
15. M. D. Linderman, J. D. Collins, H. Wang, and T. H. Meng. Merge: a programming model for heterogeneous multi-core systems. In ASPLOS XIII, 2008.
16. NVClock. Nvidia overclocking on Linux. http://www.linuxhardware.org/ nvclock/.
17. NVIDIA Corporation. CUDA Programming Guide, V3.0.
18. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits. Proceedings of the IEEE, 91(2):305-327, Feb 2003.
19. J. W. Sheaffer, D. Luebke, and K. Skadron. A flexible simulation framework for graphics architectures. In HWWS, 2004.
20. K. Skadron, M. R. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan. Temperature-aware microarchitecture: Modeling and implementation. ACM Trans. Archit. Code Optim., 1(1):94-125, 2004.
21. H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif. Full chip leakage estimation considering power supply and temperature variations. In ISLPED, 2003.
22. M. A. Suleman, M. K. Qureshi, and Y. N. Patt. Feedback driven threading: Power-efficient and high-performance execution of multithreaded workloads on cmps. In ASPLOS-XIII, 2008.
23. S. Williams, A. Waterman, and D. Patterson. Roofline: an insightful visual performance model for multicore architectures. Commun. ACM, 52(4):65-76, 2009.
24. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Technical report, University of Virginia, 2003.