Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2016-December, Issue , 2016, Pages

  Liu, Qingrui ^a   Jung, Changhee ^a   Lee, Dongyoon ^a   Tiwarit, Devesh ^b  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b OAK RIDGE NATIONAL LABORATORY   (United States)

Author keywords

Acoustic Sensor; Compiler; Fine Grained Recovery; Region Boundary Buffer; Soft Error Resilience

Indexed keywords

ACOUSTIC DEVICES; ACOUSTIC EQUIPMENT; COMPUTER ARCHITECTURE; ERRORS; PROGRAM COMPILERS; RADIATION HARDENING; RECOVERY;

ACOUSTIC SENSORS; COMPILER; FINE GRAINED; REGION BOUNDARIES; SOFT ERROR;

ERROR DETECTION;

EID: 85009374179     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2016.7783728     Document Type: Conference Paper

References (48)

1. L. Wang et al., "Implications of the power wall: Dim cores and reconfigurable logic, " IEEE Micro, pp. 40-48, 2013.
2. C. Constantinescu, "Trends and challenges in vlsi circuit reliability, " Micro, IEEE, vol. 23, pp. 14-19, July 2003.
3. G. Upasani, et al., "Avoiding cores due & sdc via acoustic wave detectors and tailored error containment and recovery., " in ISCA, pp. 37-48, 2014.
4. H. Esmaeilzadeh, et al., "Dark silicon and the end of multicore scaling, " in ISCA, pp. 365-376, 2011.
5. N. Hardavellas, et al., "Toward dark silicon in servers, " IEEE Micro, vol. 31, no. 4, pp. 6-15, 2011.
6. M. Shafique, et al., "The eda challenges in the dark silicon era: Temperature, reliability, and variability perspectives, " in DAC, pp. 185:1-185:6, 2014.
7. H. Kaul, et al., "Near-Threshold voltage (ntv) design: Opportunities and challenges, " in DAC, pp. 1153-1158, 2012.
8. G. Upasani, et al., "Setting an error detection infrastructure with low cost acoustic wave detectors., " in ISCA, pp. 333-343, 2012.
9. G. Upasani, et al., "A case for acoustic wave detectors for soft-errors, " IEEE Transactions on Computers, vol. 65, pp. 5-18, Jan 2016.
10. G. A. Reis, et al., "Swift: software implemented fault tolerance, " in CGO, pp. 243-254, March 2005.
11. N. J. Wang et al., "Restore: symptom based soft error detection in microprocessors, " in DSN, pp. 30-39, June 2005.
12. E. Rotenberg, "Ar-smt: A microarchitectural approach to fault tolerance in microprocessors, " in Fault-Tolerant Computing, 1999. Digest of Papers. Twenty-Ninth Annual International Symposium on, pp. 84-91, June 1999.
13. M. Dimitrov et al., "Unified architectural support for soft-error protection or software bug detection, " in PACT, pp. 73-82, 2007.
14. D. Sorin, et al., "Safetynet: improving the availability of shared memory multiprocessors with global checkpoint/recovery, " in ISCA, pp. 123-134, 2002.
15. A. Meixner, et al., "Argus: Low-cost, comprehensive error detection in simple cores, " in MICRO, pp. 210-222, IEEE, 2007.
16. S. S. Mukherjee, et al., "A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor, " in Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 36, (Washington, DC, USA), pp. 29-, IEEE Computer Society, 2003.
17. J. Suh, et al., "Soft error benchmarking of l2 caches with parma, " SIGMETRICS Perform. Eval. Rev., vol. 39, pp. 85-96, June 2011.
18. S. Feng, et al., "Encore: low-cost, fine-grained transient fault recovery, " in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 398-409, ACM, 2011.
19. M. A. de Kruijf, et al., "Static analysis and compiler design for idempotent processing, " in Proceedings of the 33rd ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 12, (New York, NY, USA), pp. 475-486, ACM, 2012.
20. M. de Kruijf et al., "Idempotent code generation: Implementation, analysis, and evaluation, " in Code Generation and Optimization (CGO), 2013 IEEE/ACM International Symposium on, pp. 1-12, IEEE, 2013.
21. Q. Liu, et al., "Clover: Compiler directed lightweight soft error resilience, " in LCTES, (New York, NY, USA), pp. 2:1-2:10, ACM, 2015.
22. X. Li et al., "Application-level correctness and its impact on fault tolerance, " in High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium on, pp. 181-192, IEEE, 2007.
23. M. J. Wing et al., "Gated store buffer for an advanced microprocessor, " U.S. Patent 6, 011, 908 A, January 2000.
24. M. S. Gupta, et al., "Decor: A delayed commit and rollback mechanism for handling inductive noise in processors, " in 2008 IEEE 14th International Symposium on High Performance Computer Architecture, pp. 381-392, Feb 2008.
25. Q. Liu et al., "Lightweight hardware support for transparent consistencyaware checkpointing in intermittent energy-harvesting systems, " in Proceedings of the IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA), 2016.
26. S. Muchnick, Advanced Compiler Design Implementation. Morgan Kaufmann Publishers, 1997.
27. B. S. Gill, et al., "An efficient bics design for seus detection and correction in semiconductor memories., " in date05, pp. 592-597, IEEE Computer Society, 2005.
28. Z. F. Huang et al., "BISS: A Built-In SEU Sensor for Soft Error Mitigation, " Applied Mechanics and Materials, vol. 130, pp. 4228-4231, Oct. 2011.
29. A. Narsale et al., "Variation-Tolerant hierarchical voltage monitoring circuit for soft error detection., " in isqed09, pp. 799-805, IEEE, 2009.
30. S.-L. Gong, et al., "Clean-ecc: High reliability ecc for adaptive granularity memory system, " in the Proceedings of MICRO, 2015.
31. J. Kim, et al., "Frugal ecc: Efficient and versatile memory error protection through fine-grained compression, " in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 15, (New York, NY, USA), pp. 12:1-12:12, ACM, 2015.
32. ARM., "Cortex-A57 technique reference manual."
33. Q. Liu, et al., "Compiler directed soft error detection and recovery to avoid due and sdc via tail-dmr, " ACM Transactions on Embedded Computing Systems (TECS), vol. XX, no. X, 2016.
34. Q. Liu, et al., "Compiler-directed lightweight checkpointing for finegrained guaranteed soft error recovery, " in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), Nov 2016.
35. C. Blundell, et al., "Invisifence: Performance-Transparent memory ordering in conventional multiprocessors, " in Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 09, pp. 233-244, 2009.
36. W. Jang, Soft-error tolerant quasi delay-insensitive circuits. PhD thesis, Pasadena, CA, USA, 2011.
37. S. S. Mukherjee, et al., "The soft error problem: An architectural perspective, " in Proceedings of the 11th International Symposium on High-Performance Computer Architecture, HPCA 05, pp. 243-247, 2005.
38. N. DeBardeleben, et al., "Extra bits on SRAM and dram errorsmore data from the field, " in IEEE Workshop on Silicon Errors in Logic-System Effects (SELSE), 2014.
39. J. Wadden, et al., "Real-world design and evaluation of compilermanaged GPU redundant multithreading, " in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ISCA 14, (Piscataway, NJ, USA), pp. 73-84, IEEE Press, 2014.
40. C. Lattner et al., "Llvm: A compilation framework for lifelong program analysis & transformation, " in Proceedings of the International Symposium on Code Generation and Optimization, CGO 04, (Washington, DC, USA), pp. 75-, IEEE Computer Society, 2004.
41. S. Feng, et al., "Shoestring: Probabilistic soft error reliability on the cheap, " in Proceedings of the Fifteenth Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems, ASPLOS XV, (New York, NY, USA), pp. 385-396, ACM, 2010.
42. J. L. Henning, "Spec cpu2006 benchmark descriptions, " ACM SIGARCH Computer Architecture News, vol. 34, no. 4, pp. 1-17, 2006.
43. C. Lee, et al., "Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems, " in Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, MICRO 30, (Washington, DC, USA), pp. 330-335, IEEE Computer Society, 1997.
44. S. Woo, et al., "The splash-2 programs: characterization and methodological considerations, " in Computer Architecture, 1995. Proceedings., 22nd Annual International Symposium on, pp. 24-36, June 1995.
45. N. Binkert, et al., "The gem5 simulator, " SIGARCH Comput. Archit. News, vol. 39, Aug. 2011.
46. R. Jeyapaul, et al., "Unsync-cmp: Multicore cmp architecture for energyefficient soft-error reliability, " Parallel and Distributed Systems, IEEE Transactions on, vol. 25, no. 1, pp. 254-263, 2014.
47. P. Racunas, et al., "Perturbation-based fault screening, " in High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium on, pp. 169-180, IEEE, 2007.
48. J. Chang, et al., "Automatic instruction-level software-only recovery, " in International Conference on Dependable Systems and Networks (DSN06), pp. 83-92, June 2006.