Argus: Low-cost, comprehensive error detection in simple cores

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2007, Pages 210-222

  Meixner, Albert ^a   Bauer, Michael E ^b   Sorin, Daniel J ^b  

^a Duke University

^b DUKE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL FLOWS; DATA FLOWS; INTERNATIONAL SYMPOSIUM; MEMORY ACCESSES; MICRO ARCHITECTURES; NEUMANN; PROTOTYPE IMPLEMENTATIONS;

EID: 41349091201     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2007.18     Document Type: Conference Paper

References (33)

1. T. M. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In Proc. of the 32nd Int'l Symp. on Microarchitecture, Nov. 1999.
2. T. M. Austin. DIVA: A Dynamic Approach to Microprocessor Verification. Journal of Instruction-Level Parallelism, 2, May 2000.
3. L. Carter, J. Feo, and A. Snavely. Performance and Programming Experience on the Tera MTA. In Proc. of the SIAM Conf. on Parallel Processing, Mar. 1999.
4. Cisco Systems. Cisco Carrier Router System. http://www.cisco.com/ application/pdf/en/us/guest/ products/ps5763/c1031/cdcco% nt_0900aecd800f8118. pdf, Oct. 2006.
5. X. Delord and G. Saucier. Formalizing Signature Analysis for Control Flow Checking of Pipelined RISC Microprocessors. In Proc. of Int'l Test Conf., 1991.
6. J. Gaisler. A Portable and Fault-Tolerant Microprocessor Based on the SPARC V8 Architecture. In Proc. of the Int'l Conf. on Dependable Systems and Networks, June 2002.
7. Int'l Technology Roadmap for Semiconductors, 2003.
8. N. P. Jouppi and S. J. Wilton. An Enhanced Access and Cycle Time Model for On-Chip Caches. DEC WRL Research Report 93/5, July 1994.
9. S. Kim and A. K. Somani. On-Line Integrity Monitoring of Microprocessor Control Logic. In Proc. of the Int'l Conf. on Computer Design.
10. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way Multithreaded SPARC Processor. IEEE Micro, 25(2):21-29, Mar/Apr 2005.
11. D. Lampret. OpenRISC 1200 IP Core Specification, Rev. 0.7. http://www.opencores.org, Sept. 2001.
12. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In Proc. of the 30th Annual IEEE/ACM Int'l Symp. on Microarchitecture, p. 330-335, Dec. 1997.
13. A. Mahmood and E. McCluskey. Watchdog Processors: Error Coverage and Overhead. In Proc. of the 15th Int'l Symp. on Fault-Tolerant Computing Systems, p. 214-219, 1985.
14. A. Meixner and D. J. Sorin. Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures. In Proc. of the Int'l Conf. on Dependable Systems and Networks, June 2006.
15. A. Meixner and D. J. Sorin. Error Detection Using Dynamic Dataflow Verification. In Proc. of the Int'l Conf. on Parallel Architectures and Compilation Techniques, Sept. 2007.
16. S. S. Mukherjee et al. Detailed Design and Implementation of Redundant Multithreading Alternatives. In Proc. of the 29th Annual Int'l Symp. on Computer Architecture, p. 99-110, May 2002.
17. M. Nicolaidis. Efficient Implementations of Self-Checking Adders and ALUs. In Proc. of the 23rd Int'l Symp. on Fault-Tolerant Computing Systems, p. 586-595, June 1993.
18. N. Oh et al. Error Detection by Duplicated Instructions in Super-Scalar Processors. IEEE Trans. on Reliability, 51(1):63-74, Mar. 2002.
19. J. H. Patel and L. Y. Fung. Concurrent Error Detection in ALUs by Recomputing with Shifted Operands. IEEE Trans. on Computers, C-31(7):589-595, July 1982.
20. J. H. Patel and L. Y. Fung. Concurrent Error Detection in Multiply and Divide Arrays. IEEE Trans. on Computers, C-32(4), Apr. 1983.
21. S. K. Reinhardt and S. S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. In Proc. of the 27th Annual Int'l Symp. on Computer Architecture, p. 25-36, June 2000.
22. G. A. Reis et al. SWIFT: Software Implemented Fault Tolerance. In Proc. of the Int'l Symp. on Code Generation and Optimization, p. 243-254, Mar. 2005.
23. E. Rotenberg. AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. In Proc. of the 29th Int'l Symp. on Fault-Tolerant Computing Systems, p. 84-91, June 1999.
24. F. F. Sellers et al. Error Detecting Logic for Digital Computers. McGraw Hill Book Company, 1968.
25. S. Shyam et al. Ultra Low-Cost Defect Protection for Microprocessor Pipelines. In Proc. of the Twelfth Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 2006.
26. T. J. Slegel et al. IBM's S/390 G5 Microprocessor Design. IEEE Micro, p. 12-23, March/April 1999.
27. D. J. Sorin et al. SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. In Proc. of the 29th Annual Int'l Symp. on Computer Architecture, May 2002.
28. J. Srinivasan et al. The Impact of Technology Scaling on Lifetime Reliability. In Proc. of the Int'l Conf. on Dependable Systems and Networks, June 2004.
29. J. B. Sulistyo et al. Developing Standard Cells for TSMC 0.25um Technology under MOSIS DEEP Rules. Technical Report VISC-2003-01, Dept. of Electrical and Computer Engineering, Virginia Tech, Nov. 2003.
30. N. J. Warter and W.-M. W. Hwu. A Software Based Approach to Achieving Optimal Performance for Signature Control Flow Checking. In Proc. of the 20th Int'l Symp. on Fault-Tolerant Computing Systems, p. 442-449, June 1990.
31. C. Weaver and T. Austin. A Fault Tolerant Approach to Microprocessor Design. In Proc. of the Int'l Conf. on Dependable Systems and Networks, July 2001.
32. C. Weaver et al. Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor. In Proc. of the 31st Annual Int'l Symp. on Computer Architecture, p. 264-275, June 2004.
33. M. Yilmaz, A. Meixner, S. Ozev, and D. J. Sorin. Lazy Error Detection for Microprocessor Functional Units. In Proc. of the IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems, Sept. 2007.