Automatic instruction-level software-only recovery

Proceedings of the International Conference on Dependable Systems and Networks

Volumn 2006, Issue , 2006, Pages 83-92

  Chang, Jonathan ^a   Reis, George A ^a   August, David I ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP DENSITIES; REDUNDANT HARDWARE; SOFT-ERRORS; SOFTWARE-ONLY RELIABILITY TECHNIQUES;

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; COMPUTER SYSTEM RECOVERY; ERROR DETECTION; FAULT TOLERANT COMPUTER SYSTEMS;

PROGRAM PROCESSORS;

EID: 33750415121     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2006.15     Document Type: Conference Paper

References (33)

1. A. Avizienis. The methodology of N-version programming. Chapter 2 of Software Fault Tolerance, M. R. Lyu (ed.), Wiley, 23-46, 1995., 1995.
2. A. Avizienis and L. Chen. On the implementation of N-version programming for software fault tolerance during execution. In COMPSAC, pages 149-155, 1997.
3. R. C. Baumann. Soft errors in advanced semiconductor devices-part I: the three radiation sources. IEEE Transactions on Device and Materials Reliability, 1(1):17-22, March 2001.
4. S. S. Brilliant, J. C. Knight, and N. G. Leveson. Analysis of faults in an n-version software experiment. IEEE Trans. Softw. Eng., 16(2):238-247, 1990.
5. J.-L. Dufour. Safety computations in integrated circuits. In VTS '96: Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), page 169, Washington, DC, USA, 1996. IEEE Computer Society.
6. P. Forin. Vital coded microprocessor principles and application for various transit systems. In IFAC/IFIP/IFORS Symposium, pages 79-84, September 1989.
7. R. Guerraoui and A. Schiper. Software-based replication for fault tolerance. IEEE Computer, 30:68-74, April 1997.
8. R. W. Horst, R. L. Harris, and R. L. Jardine. Multiple instruction issue in the NonStop Cyclone processor. In Proceedings of the 17th International Symposium on Computer Architecture, pages 216-226, May 1990.
9. Z. T. Kalbarczyk, R. K. Iyer, S. Bagchi, and K. Whisnant. Chameleon: A software infrastructure for adaptive fault tolerance. IEEE Transactions on Parallel and Distributed Systems, 10:560-579, June 1999.
10. C. Lee, M. Potkonjak, and W. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 330-335, December 1997.
11. J. Levon. Oprofile - a system profiler for linux. Web site: http://oprofile.soruceforge.net/, 2005.
12. M. Li, D. Goldberg, W. Tao, and Y. Tamir. Fault-tolerant cluster management for reliable high-performance computing. In 13th International Conference on Parallel and Distributed Computing Systems, 2001.
13. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, page 29. IEEE Computer Society, 2003.
14. T. J. O'Gorman, J. M. Ross, A. H. Taber, J. F. Ziegler, H. P. Muhlfeld, I. C. J. Montrose, H. W. Curtis, and J. L. Walsh. Field testing for cosmic ray soft errors in semiconductor memories. In IBM Journal of Research and Development, pages 41-49, January 1996.
15. N. Oh, P. P. Shirvani, and E. J. McCluskey. Control-flow checking by software signatures. In IEEE Transactions on Reliability, volume 51, pages 111-122, March 2002.
16. 4I: Error detection by diverse data and duplicated instructions. In IEEE Transactions on Computers, volume 51, pages 180 - 199, February 2002.
17. N. Oh, P. P. Shirvani, and E. J. McCluskey. Error detection by duplicated instructions in super-scalar processors. In IEEE Transactions on Reliability, volume 51, pages 63-75, March 2002.
18. W. W. Peterson and M. O. Rabin. On codes for checking logical operations. IBM Journal of Research and Development, 3(2):163, 1959.
19. R. Phelan. Addressing soft errors in ARM core-based SoC. ARM White Paper, December 2003.
20. M. Rebaudengo, M. S. Reorda, and M. Violante. An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor. In DATE '03: Proceedings of the Conference on Design, Automation and Test in Europe, page 10602, Washington, DC, USA, 2003. IEEE Computer Society.
21. M. Rebaudengo, M. S. Reorda, M. Violante, and M. Torchiano. A source-to-source compiler for generating dependable software. In IEEE International Workshop on Source Code Analysis and Manipulation, pages 33-42, 2001.
22. S. K. Reinhardt and S. S. Mukherjee. Transient fault detection via simultaneous multithreading. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 25-36. ACM Press, 2000.
23. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, and D. I. August. SWIFT: Software implemented fault tolerance. In Proceedings of the 3rd International Symposium on Code Generation and Optimization, March 2005.
24. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, and S. S. Mukherjee. Design and evaluation of hybrid fault-detection systems. In Proceedings of the 32th Annual International Symposium on Computer Architecture, pages 148-159, June 2005.
25. P. P. Shirvani, N. Saxena, and E. J. McCluskey. Software-implemented EDAC protection against SEUs. In IEEE Transactions on Reliability, volume 49, pages 273-284, 2000.
26. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proceedings of the 2002 International Conference on Dependable Systems and Networks, pages 389-399, June 2002.
27. T. J. Siegel, R. M. Averill III, M. A. Check, B. C. Giamei, B. W. Krumm, C. A. Krygowski, W. H. Li, J. S. Liptay, J. D. MacDougall, T. J. McPherson, J. A. Navarro, E. M. Schwarz, K. Shum, and C. F. Webb. IBM's S/390 G5 Microprocessor design. In IEEE Micro, volume 19, pages 12-23, March 1999.
28. M. Tremblay and Y. Tamir. Support for fault tolerance in VLSI processors, volume 1, pages 388-392, May 1989.
29. R. Venkatasubramanian, J. P. Hayes, and B. T. Murray. Low-cost on-line fault detection using control flow assertions. In Proceedings of the 9th IEEE International On-Line Testing Symposium, pages 137-143, July 2003.
30. N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel. Characterizing the effects of transient faults on a high-performance processor pipeline. In Proceedings of the 2004 International Conference on Dependable Systems and Networks, pages 61-72, June 2004.
31. J. Yan and W. Zhang. Compiler-guided register reliability improvement against soft errors, pages 203-209, 2005.
32. Y. Yeh. Triple-triple redundant 777 primary flight computer. In Proceedings of the 1996 IEEE Aerospace Applications Conference, volume 1, pages 293-307, February 1996.
33. Y. Yeh. Design considerations in Boeing 777 fly-by-wire computers. In Proceedings of the Third IEEE International High-Assurance Systems Engineering Symposium, pages 64 - 72, November 1998.