Soft error benchmarking of L2 caches with PARMA

Performance Evaluation Review

Volumn 39, Issue 1 SPEC. ISSUE, 2011, Pages 85-96

  Suh, Jinho ^a   Manoochehri, Mehrtash ^a   Annavaram, Murali ^a   Dubois, Michel ^a  

^a University of Southern California   (United States)

Author keywords

Cache; Reliability; Soft error

Indexed keywords

BIT ERROR RATE; CACHE MEMORY; FAILURE ANALYSIS; RADIATION HARDENING; STATIC RANDOM ACCESS STORAGE;

CACHE; CACHE RELIABILITY; ERROR-CORRECTING; FAILURE RATE; L2 CACHE; PROTECTION SCHEMES; RELIABILITY MODELLING; SOFT ERROR; SRAM CELL; STORAGE STRUCTURES;

BENCHMARKING;

EID: 79960167965     PISSN: 01635999     EISSN: None     Source Type: Journal    
DOI: 10.1145/2007116.2007127     Document Type: Conference Paper

References (30)

1. H. Asadi, V. Sridharan, M.B. Tahoori, and D. Kaeli. Vulnerability analysis of L2 cache elements to single event upsets. In Proceedings of the Design, Automation and Test in Europe, 1276-1281, 2006.
2. S. Baeg, S. Wen, R. Wong, SRAM Interleaving Distance Selection With a Soft Error Failure Model, Nuclear Science, IEEE Transactions on, vol.56, no.4, pp.2111-2118, Aug. 2009.
3. M.A. Bajura, Y. Boulghassoul, R. Naseer, S. DasGupta, A.F. Witulski, J. Sondeen, S.D. Stansberry, J. Draper, L.W. Massengill, J.N. Damoulakis. Models and Algorithmic Limits for an ECC-Based Approach to Hardening Sub-100-nm SRAMs. In IEEE Transactions on Nuclear Science, 54(4), 935-945, 2007. (Pubitemid 47295054)
4. A. Biswas, P. Racunas, R. Cheveresan, J. Emer, S. Mukherjee, R Rangan, Computing Architectural Vulnerability Factors for Address-Based Structures, In Proceedings of the 32nd International Symposium on Computer Architecture, 532-543, 2005. (Pubitemid 41543468)
5. Arijit Biswas, Charles Recchia, Shubhendu S. Mukherjee, Vinod Ambrose, Leo Chan, Aamer Jaleel, Mike Plaster, and Norbert Seifert, Explaining Cache SER Anomaly Using Relative DUE AVF Measurement, In Proceedings of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2010.
6. D. Burger and T. M. Austin. The SimpleScalar Tool Set Version 2.0. Technical Report 1342, CS Department, University of Wisconsin-Madison.
7. D. Ernst, N. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: a low-power pipeline based on circuit-level timing speculation. In Proceedings of the 36th International Symposium on Microarchitecture, pages 7-18, 2003.
8. K. Flautner, N.S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: simple techniques for reducing leakage power. In Proceedings of the 29th International Symposium on Computer Architecture, 148-157, 2002. (Pubitemid 34691858)
9. E. Ibe, S.S. Chung, S. Wen, H Yamaguchi, Y Yahagi, H Kameyama, S Yamamoto, T Akioka, "Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling, " Custom Integrated Circuits Conference, 2006. CICC'06. IEEE, vol., no., pp.437-444, 10-13 Sept. 2006. (Pubitemid 351246408)
10. J.W. Kellington, R. McBeth, P. Sanda, and R.N. Kalla. IBM POWER6 Processor Soft Error Tolerance Analysis Using Proton Irradiation. In Proceedings of the 3rd IEEE Workshop on Silicon Errors in Logic System Effects, 2007.
11. M. Li, P. Ramachandran, R.U. Karpuzcu, S.K.S Hari, S. Adve. Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults. In Proceedings of the International Conference on High Performance Computer Architecture, 105-116, 2009.
12. X. Li, S. Adve, P. Bose, and J.A. Rivers. Architecture-Level Soft Error Analysis: Examining the Limits of Common Assumptions. In Proceedings of the International Conference on Dependable Systems and Networks, 266-275, 2007. (Pubitemid 350080432)
13. X. Li, S. Adve, P. Bose, and J.A. Rivers. SoftArch: An Architecture Level Tool for Modeling and Analyzing Soft Errors. In Proceedings of the International Conference on Dependable Systems and Networks, 496-505, 2005. (Pubitemid 41538264)
14. Liu, L.; Peir, J.K.;, Cache sampling by sets, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.1, no.2, pp.98-105, Jun 1993.
15. M. Manoochehri, M. Annavaram, M. Dubois. CPPC: Correctable Parity Protected Cache, In Proceedings of the 38th International Symposium on Computer Architecture, 2011.
16. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T.Austin. A systematic methodology to calculate the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 36th International Symposium on Microarchitecture, pages 29-40, 2003.
17. S. S. Mukherjee, J. Emer, T. Fossum, and S. K. Reinhardt. Cache Scrubbing in Microprocessors: Myth or Necessity? In Proceedings of the 10th IEEE Pacific Rim Symposium on Dependable Computing, 37-42, 2004.
18. R. Naseer, Y. Boulghassoul, J. Draper, S. DasGupta, A. Witulski. Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM. In Proceedings of the IEEE Symposium on Circuits and Systems, 1879-1882, 2007. (Pubitemid 47448899)
19. E. Perelman, G. Hamerly, M. Van Biesbrouck, T. Sherwood, and B. Calder. Using SimPoint for Accurate and Efficient Simulation. In Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 318-319, 2003.
20. M. Rebaudengo, M. S. Reorda, and M. Violante. An Accurate Analysis of the Effects of Soft Errors in the Instruction and Date Caches of a Pipelined Microprocessor. In Proceedings of the Design, Automation and Test in Europe, 602-607, 2003.
21. A.M.Saleh, J.J.Serrano, and J.H.Patel. Reliability of Scrubbing Recovery Techniques for Memory Systems. In IEEE Transactions on Reliability, 39(1), 114-122, 1990.
22. Semiconductor Industries Association, International Technology Roadmap for Semiconductors.
23. Sridharan, V., Asadi, H., Tahoori, M. B., and Kaeli, D. 2006. Reducing Data Cache Susceptibility to Soft Errors. IEEE Trans. Dependable Secur. Comput. 3, 4 Oct. 2006, 353-364. (Pubitemid 44837037)
24. Tosaka, Y., Satoh, S., Itakura, T., Suzuki, K., Sugii, T., Ehara, H., Woffinden, G.A., Cosmic ray neutron-induced soft errors in sub-half micron CMOS circuits, Electron Device Letters, IEEE, vol.18, no.3, pp.99-101, Mar 1997. (Pubitemid 127559583)
25. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. Cacti 5.1. HP Report HPL-2008-20.
26. C. Weaver, J. Emer, S.S. Mukherjee, and S.K. Reinhardt. Techniques to Reduce the Soft Error Rate of a High- Performance Microprocessor. In Proceedings of the International Symposium on Computer Architecture, 264-274, 2004.
27. Wilkerson, C., Alameldeen, A. R., Chishti, Z., Wu, W., Somasekhar, D., and Lu, S. 2010. Reducing cache power with low-cost, multi-bit error-correcting codes. In Proceedings of the 37th Annual international Symposium on Computer Architecture. ISCA'10., 83-93.
28. Wunderlich, R. E., Wenisch, T. F., Falsafi, B., and Hoe, J. C. "SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling." In Proceedings of the 30th Annual international Symposium on Computer Architecture. ISCA'03., 84-97.
29. B. Zandian, M. Annavaram. Cross-layer Resilience Using Wearout Aware Design Flow. Dependable Systems and Networks (DSN), 2011.
30. B. Zandian, W. Dweik, S. Kang, T. Punihaole, and M. Annavaram. WearMon: Reliability Monitoring Using Adaptive Critical Path Testing. Dependable Systems and Networks (DSN), pages 151-160, 2010.