Compiler-Directed Lightweight Checkpointing for Fine-Grained Guaranteed Soft Error Recovery

International Conference for High Performance Computing, Networking, Storage and Analysis, SC

Volumn 0, Issue , 2016, Pages 228-239

  Liu, Qingrui ^a   Jung, Changhee ^a   Lee, Dongyoon ^a   Tiwari, Devesh ^b  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b OAK RIDGE NATIONAL LABORATORY   (United States)

Author keywords

Checkpointing; Compiler; Reliability

Indexed keywords

BOLTS; PROGRAM COMPILERS; RADIATION HARDENING; RELIABILITY;

CHECK POINTING; COMPILER; COMPILER ANALYSIS; EXPENSIVE HARDWARE; HARDWARE OVERHEADS; IDEMPOTENT REGIONS; SOFT ERROR RECOVERY; STATE-OF-THE-ART SCHEME;

RECOVERY;

EID: 85017209033     PISSN: 21674329     EISSN: 21674337     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2016.19     Document Type: Conference Paper

References (52)

1. L. Wang and K. Skadron, "Implications of the power wall: Dim cores and reconfigurable logic, " IEEE Micro, pp. 40-48, 2013.
2. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, D. Burger, "Dark silicon and the end of multicore scaling, " in Proceedings of the 38th Annual International Symposium on Computer Architecture, ISCA '11, pp. 365-376, 2011.
3. N. Hardavellas, M. Ferdman, B. Falsafi, A. Ailamaki, "Toward dark silicon in servers, " IEEE Micro, vol. 31, no. 4, pp. 6-15, 2011.
4. M. B. Taylor, "Is dark silicon useful: Harnessing the four horsemen of the coming dark silicon apocalypse, " in Proceedings of the 49th Annual Design Automation Conference, DAC '12, pp. 1131-1136, 2012.
5. R. Lucas, J. Ang, K. Bergman, S. Borkar, W. Carlson, L. Carrington, G. Chiu, R. Colwell, W. Dally, J. Dongarra, A. Geist, G. Grider, R. Haring, J. Hittinger, A. Hoisie, D. Klein, P. Kogge, R. Lethin, V. Sarkar, R. Schreiber, J. Shalf, T. Sterling, R. Stevens, "Top ten exascale research challenges, " tech. rep., U. S. Department of Energy ASCAC Subcommittee, Boston, MA, USA, Feburary 2014.
6. S. Borka, "The exascale challenge, " in International Symposium on VLSI Design Automation and Test, 2010.
7. J. Torrellas, D. Quinlan, A. Snavely, W. Pinfold, "Thrifty: An exascale architecture for energy-proportional computing, " 2013.
8. J. Ang, B. Carnes, P. Chiang, D. Doerfler, S. Dosanjh, P. Fields, K. Koch, J. Laros, M. Leininger, J. Noe, T. Quinn, J. Torrellas, J. Vetter, C. Wampler, A. White, "Exascale hardware architectures working group, " tech. rep., Lawrence Livermore National Laboratory, 2011.
9. S. Amarasinghe, M. Hall, R. Lethin, K. Pingali, D. Quinlan, V. Sarkar, J. Shalf, R. Lucas, K. Yelick, P. Balanji, P. C. Diniz, A. Koniges, M. Snir, "Exascale programming challenges, " in Proceedings of the Workshop on Exascale Programming Challenges, Marina del Rey, CA, USA, U. S Department of Energy, Office of Science, Office of Advanced Scientific Computing Research (ASCR), Jul 2011.
10. S. Amarasinghe, D. Campbell, W. Carlson, A. Chien, W. Dally, E. Elnohazy, R. Harrison, W. Harrod, J. Hiller, S. Karp, C. Koelbel, D. Koester, P. Kogge, J. Levesque, D. Reed, R. Schreiber, M. Richards, A. Scarpelli, J. Shalf, A. Snavely, T. Sterling, "Exascale software study: Software challenges in extreme scale systems, " 2009.
11. M. Snir, R. W. Wisniewski, J. A. Abraham, V. Adve, S. Bagchi, P. Balaji, J. Belak, F. C. P. Bose, B. Carlson, A. A. Chien, P. Coteus, N. A. Debardeieben, P. Diniz, M. E. C. Engelmann, S. Fazzari, A. Geist, R. Gupta, F. Johnson, Krishnamoorthy, S. Leyffer, T. M. D. Liberty, Mitra, R. Schreiber, J. Stearley, E. V. Hensbergen, "Addressing failures in exascale computing, " "International Journal of High Performance Computing Applications", vol. 28, no. 2, 2014.
12. P. Ramachandran, S. K. S. Hari, M. Li, S. V. Adve, "Hardware fault recovery for i/o intensive applications, " ACM Trans. Archit. Code Optim., vol. 11, pp. 33:1-33:25, Oct. 2014.
13. G. Upasani, X. Vera, A. Gonzalez, "Avoiding core's due, sdc via acoustic wave detectors and tailored error containment and recovery., " in ISCA, pp. 37-48, 2014.
14. D. Sorin, M. Martin, M. Hill, D. Wood, "Safetynet: Improving the availability of shared memory multiprocessors with global checkpoint/recovery, " in Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on, pp. 123-134, 2002.
15. T. Slegel, I. Averill, R. M., M. Check, B. Giamei, B. Krumm, C. Krygowski, W. Li, J. Liptay, J. MacDougall, T. McPherson, J. Navarro, E. Schwarz, K. Shum, C. Webb, "Ibm's s/390 g5 microprocessor design, " Micro, IEEE, vol. 19, pp. 12-23, Mar 1999.
16. D. Tiwari, S. Gupta, S. S. Vazhkudai, "Lazy checkpointing: Exploiting temporal locality in failures to mitigate checkpointing overheads on extreme-scale systems, " in Dependable Systems and Networks (DSN), 2014 44th Annual IEEE/IFIP International Conference on, pp. 25-36, June 2014.
17. M. A. de Kruijf, K. Sankaralingam, S. Jha, "Static analysis and compiler design for idempotent processing, " in Proceedings of the 33rd ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDi '12, (New York, NY, USA), pp. 475-486, ACM, 2012.
18. S. Feng, S. Gupta, A. Ansari, S. A. Mahlke, D. I. August, "Encore: Low-cost, fine-grained transient fault recovery, " in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 398-409, ACM, 2011.
19. Q. Liu, C. Jung, D. Lee, D. Tiwari, "Clover: Compiler directed lightweight soft error resilience, " in Proceedings of the 16th ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2015 CD-ROM, LCTES'15, (New York, NY, USA), pp. 2:1-2:10, ACM, 2015.
20. Q. Liu, C. Jung, D. Lee, D. Tiwari, "Compiler directed soft error detection and recovery to avoid due and sdc via tail-dmr, " ACM Transactions on Embedded Computing Systems (TECS), vol. XX, no. X, 2016.
21. M. de Kruijf and K. Sankaralingam, "Idempotent code generation: Implementation, analysis, evaluation, " in Code Generation and Optimization (CGO), 2013 IEEE/ACM International Symposium on, pp. 1-12, IEEE, 2013.
22. G. Gupta, S. Sridharan, G. S. Sohi, "Globally precise-restartable execution of parallel programs, " in Proceedings of the 35th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDi '14, pp. 181-192, 2014.
23. W. Zhang, M. de Kruijf, A. Li, S. Lu, K. Sankaralingam, "Conair: Featherweight concurrency bug recovery via single-threaded idempotent execution, " in Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '13, pp. 113-126, 2013.
24. D. A. Popescu, E.-D. Tirsa, M. I. Andreica, V. Cristea, "An application-assisted checkpoint-restart mechanism for java applications., " in International Symposium on Parallel and Distributed Computing (ISPDC) (N. Tapus, D. Grigoras, R. Potolea, F. Pop, eds. ), pp. 190-197, IEEE, 2013.
25. J. Ferrante, K. J. Ottenstein, J. D. Warren, "The program dependence graph and its use in optimization, " ACM Transactions on Programming Languages and Systems (TOPLAS), vol. 9, no. 3, pp. 319-349, 1987.
26. M. de Kruijf, S. Nomura, K. Sankaralingam, "Relax: An architectural framework for software recovery of hardware faults, " in Proceedings of the 37th Annual International Symposium on Computer Architecture, ISCA '10, (New York, NY, USA), pp. 497-508, ACM, 2010.
27. ARM, "Developer suite, " 2003. Version 1. 2.
28. G. Memik, M. T. Kandemir, O. Ozturk, "Increasing register file immunity to transient errors., " in DATE, pp. 586-591, 2005.
29. D. H. Yoon and M. Erez, "Memory mapped ecc: Low-cost error protection for last level caches, " in Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA '09, pp. 116-127, 2009.
30. S. Feng, S. Gupta, A. Ansari, S. Mahlke, "Shoestring: Probabilistic soft error reliability on the cheap, " in Proceedings of the Fifteenth Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems, ASPLOS XV, (New York, NY, USA), pp. 385-396, ACM, 2010.
31. ARM., "Cortex-a57 technique reference manual
32. Intel., "Xeon e7 processor-ras servers white paper
33. J. C. Dehnert, B. K. Grant, J. P. Banning, R. Johnson, T. Kistler, A. Klaiber, J. Mattson, "The transmeta code morphing, trade; software: Using speculation, recovery, adaptive retranslation to address real-life challenges, " in Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization, pp. 15-24, 2003.
34. Q. Liu and C. Jung, "Lightweight hardware support for transparent consistency-aware checkpointing in intermittent energy-harvesting systems, " in Proceedings of the IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA), 2016.
35. Q. Liu, C. Jung, D. Lee, D. Tiwari, "Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection, " in Proceedings of the 49th International Symposium on Microarchitecture (MICRO), 2016.
36. M. Weiser, "Program slicing, " in Proceedings of the 5th International Conference on Software Engineering, ICSE '81, (Piscataway, NJ, USA), pp. 439-449, IEEE Press, 1981.
37. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, R. B. Brown, "Mibench: A free, commercially representative embedded benchmark suite, " in Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, pp. 3-14, IEEE, 2001.
38. S. Horwitz, T. Reps, D. Binkley, "Interprocedural slicing using dependence graphs, " ACM Transactions on Programming Languages and Systems (TOPLAS), vol. 12, no. 1, pp. 26-60, 1990.
39. S. Muchnick, Advanced Compiler Design Implementation. Morgan Kaufmann Publishers, 1997.
40. M. Wolfe, "Beyond induction variables, " in Proceedings of the ACM SIGPLAN 1992 Conference on Programming Language Design and Implementation, PLDi '92, (New York, NY, USA), pp. 162-174, ACM, 1992.
41. C. Lattner and V. Adve, "Llvm: A compilation framework for lifelong program analysis, transformation, " in Proceedings of the International Symposium on Code Generation and Optimization, CGO '04, (Washington, DC, USA), pp. 75-, IEEE Computer Society, 2004.
42. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, "Swift: Software implemented fault tolerance, " in Proceedings of the international symposium on Code generation and optimization, pp. 243-254, IEEE Computer Society, 2005.
43. A. Meixner, M. E. Bauer, D. J. Sorin, "Argus: Low-cost, comprehensive error detection in simple cores, " in Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE/ACM International Symposium on, pp. 210-222, IEEE, 2007.
44. E. Rotenberg, "AR-SMT: A microarchitectural approach to fault tolerance in microprocessors, " in International Symposium on Fault Tolerant Computing, pp. 84-91, 1999.
45. G. Upasani, X. Vera, A. Gonzlez, "A case for acoustic wave detectors for soft-errors, " IEEE Transactions on Computers, vol. 65, pp. 5-18, Jan 2016.
46. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, D. A. Wood, "The gem5 simulator, " SIGARCH Comput. Archit. News, vol. 39, Aug. 2011.
47. J. L. Henning, "Spec cpu2006 benchmark descriptions, " ACM SIGARCH Computer Architecture News, vol. 34, no. 4, pp. 1-17, 2006.
48. C. Lee, M. Potkonjak, W. H. Mangione-Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems, " in Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, MICRO 30, (Washington, DC, USA), pp. 330-335, IEEE Computer Society, 1997.
49. S. Woo, M. Ohara, E. Torrie, J. Singh, A. Gupta, "The splash-2 programs: Characterization and methodological considerations, " in Computer Architecture, 1995. Proceedings., 22nd Annual International Symposium on, pp. 24-36, June 1995.
50. P. Racunas, K. Constantinides, S. Manne, S. S. Mukherjee, "Perturbation-based fault screening, " in High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium on, pp. 169-180, IEEE, 2007.
51. G. Upasani, X. Vera, A. Gonzalez, "Framework for economical error recovery in embedded cores, " in On-Line Testing Symposium (IOLTS), 2014 IEEE 20th International, pp. 146-153, IEEE, 2014.
52. G. Reis, J. Chang, D. August, "Automatic instruction-level softwareonly recovery, " Micro, IEEE, vol. 27, pp. 36-47, Jan 2007.