-
4
-
-
3042622321
-
Defect and Error Tolerance in the Presence of Massive Numbers of Defects
-
May-June
-
M. A. Breuer, S. K. Gupta, and T. M. Mak. Defect and Error Tolerance in the Presence of Massive Numbers of Defects. IEEE Design and Test Magazine, May-June 2004.
-
(2004)
IEEE Design and Test Magazine
-
-
Breuer, M.A.1
Gupta, S.K.2
Mak, T.M.3
-
5
-
-
0003510233
-
Evaluating future microprocessors: The simplescalar tool set
-
Tech. Report CSTR-1996-1308, Univ. of Wisconsin, Madison, July
-
D. Burger, T. Austin, and S. Bennett. Evaluating future microprocessors: the simplescalar tool set. Tech. Report CSTR-1996-1308, Univ. of Wisconsin - Madison, July 1996.
-
(1996)
-
-
Burger, D.1
Austin, T.2
Bennett, S.3
-
8
-
-
33749064644
-
Recognition, Mining and Synthesis Moves Computers to the Era of Tera
-
Feb
-
P. Dubey. Recognition, Mining and Synthesis Moves Computers to the Era of Tera. Technology @ Intel Magazine, Feb. 2005.
-
(2005)
Technology @ Intel Magazine
-
-
Dubey, P.1
-
11
-
-
34547715875
-
-
T. Joachims. Making Large-Scale Support Vector Machine Learning Practical. In Advances in Kernel Methods: Support Vector Learning. MIT Press, Cambridge, MA, 1998.
-
T. Joachims. Making Large-Scale Support Vector Machine Learning Practical. In Advances in Kernel Methods: Support Vector Learning. MIT Press, Cambridge, MA, 1998.
-
-
-
-
13
-
-
63049108070
-
A Probabilistic Model for Soft-Error Rate Estimation in Combinational Logic
-
Italy, Sept
-
J. S. Kim, C. Nicopoulos, N. Vijaykrishnan, Y. Xie, and E. Lattanzi. A Probabilistic Model for Soft-Error Rate Estimation in Combinational Logic. In Proc. of the Int'l Workshop on Probabilistic Analysis Techniques for Real-time and Embedded Systems, Italy, Sept. 2004.
-
(2004)
Proc. of the Int'l Workshop on Probabilistic Analysis Techniques for Real-time and Embedded Systems
-
-
Kim, J.S.1
Nicopoulos, C.2
Vijaykrishnan, N.3
Xie, Y.4
Lattanzi, E.5
-
17
-
-
0028320393
-
Imprecise Computations
-
Jan
-
J. W. S. Liu, W.-K. Shih, K.-J. Lin, R. Bettati, and J.-Y. Chung. Imprecise Computations. Proc. of the IEEE, Jan. 1994.
-
(1994)
Proc. of the IEEE
-
-
Liu, J.W.S.1
Shih, W.-K.2
Lin, K.-J.3
Bettati, R.4
Chung, J.-Y.5
-
18
-
-
84944403418
-
A Systematic Methodology to Compute the Architectural Vulnerability Factor for a High-Performance Microprocessor
-
Dec
-
S. S. Mukherjee, C. T. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. A Systematic Methodology to Compute the Architectural Vulnerability Factor for a High-Performance Microprocessor. In Proc. of the 36th annual IEEE/ACM Int'l Symp. on Microarchitecture, Dec. 2003.
-
(2003)
Proc. of the 36th annual IEEE/ACM Int'l Symp. on Microarchitecture
-
-
Mukherjee, S.S.1
Weaver, C.T.2
Emer, J.3
Reinhardt, S.K.4
Austin, T.5
-
20
-
-
34547694952
-
-
U. of California at Berkeley. The Berkeley Initiative in Soft Computing, http://www-bisc.cs.berkeley.edu/.
-
U. of California at Berkeley. The Berkeley Initiative in Soft Computing, http://www-bisc.cs.berkeley.edu/.
-
-
-
-
21
-
-
25844483771
-
Energy Aware Computing Through Probabilistic Switching: A Study of Limits
-
Sept
-
K. V. Palem. Energy Aware Computing Through Probabilistic Switching: A Study of Limits. IEEE Transactions on Computers, Sept. 2005.
-
(2005)
IEEE Transactions on Computers
-
-
Palem, K.V.1
-
23
-
-
0036931372
-
Modeling the effect of technology trends on the soft error rate of combinatorial logic
-
June
-
P.Shivakumar, M.Kistler, S.W.Keckler, D.Burger, and L.Alvisi. Modeling the effect of technology trends on the soft error rate of combinatorial logic. In Proc. of the Int'l Conf. on Dependable Systems and Networks, June 2002.
-
(2002)
Proc. of the Int'l Conf. on Dependable Systems and Networks
-
-
Shivakumar, P.1
Kistler, M.2
Keckler, S.W.3
Burger, D.4
Alvisi, L.5
-
25
-
-
27544438520
-
Design and Evaluation of Hybrid Fault-Detection Systems
-
June
-
G. A. Reis, J. Chang, N. Vachharajani, S. S. Mukherjee, R. Rangan, and D. I. Aug. Design and Evaluation of Hybrid Fault-Detection Systems. In Proc. of the 32st Annual Int'l Symp. on Computer Architecture, June 2005.
-
(2005)
Proc. of the 32st Annual Int'l Symp. on Computer Architecture
-
-
Reis, G.A.1
Chang, J.2
Vachharajani, N.3
Mukherjee, S.S.4
Rangan, R.5
Aug, D.I.6
-
26
-
-
33646829087
-
SWIFT: Software implemented fault tolerance
-
March
-
G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, and D. I. Aug. SWIFT: Software implemented fault tolerance. In Proc. of the 3rd Int'l Symp. on Code Generation and Optimization, March 2005.
-
(2005)
Proc. of the 3rd Int'l Symp. on Code Generation and Optimization
-
-
Reis, G.A.1
Chang, J.2
Vachharajani, N.3
Rangan, R.4
Aug, D.I.5
-
27
-
-
84906487819
-
Enhancing server availability and security through failure-oblivious computing
-
Dec
-
M. Rinard, C. Cadar, D. Dumitran, D. Roy, T. Leu, and W. Beebee. Enhancing server availability and security through failure-oblivious computing. In Proc. of the 6th Symp. on Operating Systems Design and Implementation, Dec. 2004.
-
(2004)
Proc. of the 6th Symp. on Operating Systems Design and Implementation
-
-
Rinard, M.1
Cadar, C.2
Dumitran, D.3
Roy, D.4
Leu, T.5
Beebee, W.6
-
31
-
-
48449104482
-
Characterization of Error-Tolerant Applications when Protecting Control Data
-
Oct
-
D. Thaker, D. Franklin, J. Oliver, S. Biswas, D. Lockhart, T. Metodi, and F. T. Chong. Characterization of Error-Tolerant Applications when Protecting Control Data. In Proc. of the IEEE Int 7 Symp. on Workload Characterization, Oct. 2006.
-
(2006)
Proc. of the IEEE Int 7 Symp. on Workload Characterization
-
-
Thaker, D.1
Franklin, D.2
Oliver, J.3
Biswas, S.4
Lockhart, D.5
Metodi, T.6
Chong, F.T.7
|