Frugal ECC: Efficient and versatile memory error protection through fine-grained compression

International Conference for High Performance Computing, Networking, Storage and Analysis, SC

Volumn 15-20-November-2015, Issue , 2015, Pages

  Kim, Jungrae ^a   Sullivan, Michael ^a   Gong, Seong Lyong ^a   Erez, Mattan ^a  

^a The University of Texas at Austin   (United States)

Author keywords

compression; DRAM; ECC; memory; reliability

Indexed keywords

COMPACTION; DATA STORAGE EQUIPMENT; DIGITAL ARITHMETIC; DIGITAL STORAGE; DYNAMIC RANDOM ACCESS STORAGE; ERRORS; LARGE SCALE SYSTEMS; RELIABILITY;

CACHE BLOCKS; COMPRESSED DATUM; CURRENT SCHEMES; ERROR-CHECKING; FLOATING-POINT DATA; MEMORY ERROR; RELIABILITY REQUIREMENTS; STORAGE AND ACCESS;

CACHE MEMORY;

EID: 84966600177     PISSN: 21674329     EISSN: 21674337     Source Type: Conference Proceeding    
DOI: 10.1145/2807591.2807659     Document Type: Conference Paper

References (48)

1. B. Schroeder, E. Pinheiro, and W.-D. Weber, "DRAM Errors in the Wild: a Large-Scale Field Study," in Proceedings of the International Joint Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), 2009.
2. A. A. Hwang, I. A. Stefanovici, and B. Schroeder, "Cosmic Rays Don't Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design," in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2012.
3. V. Sridharan and D. Liberty, "A Study of DRAM Failures in the Field," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), 2012.
4. V. Sridharan, J. Stearley, N. DeBardeleben, S. Blanchard, and S. Gurumurthi, "Feng Shui of Supercomputer Memory: Positional Effects in DRAM and SRAM Faults," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), November 2013.
5. V. Sridharan, N. DeBardeleben, S. Blanchard, K. B. Ferreira, J. Stearley, J. Shalf, and S. Gurumurthi, "Memory Errors in Modern Systems: The Good, The Bad, and The Ugly," in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS). New York, NY, USA: ACM, 2015, pp. 297-310.
6. R. Danilak, "Transparent error correction code memory system and method," U.S. Patent US7 117 421 B1, October, 2006. [Online]. Available: http://www.google.com/patents/US7117421
7. D. H. Yoon and M. Erez, "Virtualized and Flexible ECC for Main Memory," in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2010.
8. M. J. Haertel, R. S. Polzin, A. Kocev, and M. B. Steinman, "ECC implementation in non-ECC components," U.S. Patent US8 135 935 B2, March, 2012. [Online]. Available: http://www.google.com/patents/US8135935
9. A. N. Udipi, N. Muralimanohar, R. Balsubramonian, A. Davis, and N. P. Jouppi, "LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems," in Proceedings of the International Symposium on Computer Architecture (ISCA), 2012.
10. X. Jian, H. Duwe, J. Sartori, V. Sridharan, and R. Kumar, "Low-power, low-storage-overhead chipkill correct via multi-line error correction." in SC. ACM, 2013, p. 24.
11. Advanced Micro Devices (AMD), Inc., "BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors," Jan 2013.
12. Intel corp., "Intel Xeon Processor E7 Family: Reliability, Availability, and Serviceability," 2011.
13. Oracle, Inc., "Oracle SPARC Server RAS Comparison." [Online]. Available: http://www.oracle.com/us/products/servers-storage/servers/sparc-enterprise/sparc-ras-comparison-190946.pdf
14. Hewlett-Packard, "How memory RAS technologies can enhance the uptime of HP ProLiant servers," 2013.
15. C. Di Martino, Z. Kalbarczyk, R. Iyer, F. Baccanico, J. Fullop, and W. Kramer, "Lessons learned from the analysis of system failures at petascale: The case of Blue Waters," in Proceedings of the International Conference on Dependable Systems and Networks (DSN), 2014, pp. 610-621.
16. P. Nikolaou, Y. Sazeides, M. Kleanthous, and L. Ndreu, "The Implications of Different DRAM Protection Techniques on Datacenter TCO," in Proceedings of the Workshop on Silicon Errors in Logic-System Effects (SELSE), 2015.
17. G. Liu, J.-K. Peir, and V. Lee, "Miss-correlation folding: Encoding per-block miss correlations in compressed dram for data prefetching," in Parallel Distributed Processing Symposium (IPDPS), 2012 IEEE 26th International, 2012, pp. 691-702.
18. A. Shafiee, M. Taassori, R. Balasubramonian, and A. Davis, "MemZip: Exploring unconventional benefits from memory compression," in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2014.
19. J. Kim, M. Sullivan, and M. Erez, "Bamboo ECC: Strong, Safe, and Flexible Codes for Reliable Computer Memory," in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2015.
20. Sun Microsystems, Inc., "T2 core microarchitecture specification." [Online]. Available: http://www.oracle.com/technetwork/systems/opensparc/t2-06-opensparct2-core-microarch-1537749.html
21. Advanced Micro Devices (AMD), Inc., "Kernel developer's guide for AMD NPT family 0Fh processors," 2007. [Online]. Available: http://developer.amd.com/wordpress/media/2012/10/325591.pdf
22. X. Jian, H. Duwe, J. Sartori, V. Sridharan, and R. Kumar, "Low-power, low-storage-overhead chipkill correct via multi-line error correction," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC). ACM, 2013, p. 24.
23. G. Pekhimenko, V. Seshadri, Y. Kim, H. Xin, O. Mutlu, M. A. Kozuch, P. B. Gibbons, and T. C. Mowry, "Linearly Compressed Pages: A Main Memory Compression Framework with Low Complexity and Low Latency," in Proceedings of the International Symposium on Microarchitecture (MICRO), 2013.
24. J. Yang, Y. Zhang, and R. Gupta, "Frequent Value Compression in Data Caches," in Proceedings of the International Symposium on Microarchitecture (MICRO), 2000, pp. 258-265.
25. A. R. Alameldeen and D. A. Wood, "Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches," Technical Report 1500, Computer Sciences Department, University of Wisconsin-Madison, Tech. Rep., 2004.
26. G. Pekhimenko, V. Seshadri, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry, "Base-delta-immediate Compression: Practical Data Compression for On-chip Caches," in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2012.
27. B. Abali, H. Franke, D. E. Poff, R. A. Saccone, C. O. Schulz, L. M. Herger, and T. B. Smith, "Memory Expansion Technology (MXT): Software Support and Performance," IBM Journal of Research and Development, vol. 45, no. 2, pp. 287-301, March 2001.
28. J. Ziv and A. Lempel, "A universal algorithm for sequential data compression," IEEE TRANSACTIONS ON INFORMATION THEORY, vol. 23, no. 3, pp. 337-343, 1977.
29. L. Chen, Y. Cao, and Z. Zhang, "Free ECC: An efficient error protection for compressed last-level caches," in Computer Design (ICCD), 2013 IEEE 31st International Conference on, 2013.
30. D. J. Palframan, N. S. Kim, and M. H. Lipasti, "COP: To compress and protect main memory," in Proceedings of the International Symposium on Computer Architecture (ISCA), 2015, pp. 682-693.
31. H. Stracovsky, M. Espig, V. W. Lee, and D. Kim, "Reliability support in memory systems without error correcting code support," U.S. Patent US 8 495 464 B2, 2013.
32. D. Huffman, "A Method for the Construction of Minimum-Redundancy Codes," Proceedings of the IRE, 1952.
33. Standard Performance Evaluation Corporation, "SPEC CPU 2006." [Online]. Available: http://www.spec.org/cpu2006/
34. J. L. Henning, "SPEC CPU2006 Benchmark Descriptions," ACM SIGARCH Computer Architecture News, vol. 34, no. 4, pp. 1-17, 2006.
35. "The Princeton Application Repository for Shared-Memory Computers (PARSEC)." [Online]. Available: http://parsec.cs.princeton.edu/
36. C. Bienia, "Benchmarking modern multiprocessors," Ph.D. dissertation, Princeton University, January 2011.
37. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: Characterization and methodological considerations," in Proceedings of the International Symposium on Computer Architecture (ISCA), 1995.
38. PARSEC Group, "A Memo on Exploration of SPLASH-2 Input Sets," 2011.
39. T. J. Dell, "A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory," IBM Microelectronics Division, November 1997.
40. D. Roberts and P. Nair, "FAULTSIM: A fast, configurable memory-resilience simulator," in The Memory Forum: In conjunction with ISCA, vol. 41.
41. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation," in Programming Languages Design and Implementation (PLDI), 2005.
42. R. Wunderlich, T. Wenisch, B. Falsafi, and J. Hoe, "SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling," in Proceedings of the International Symposium on Computer Architecture (ISCA), 2003, pp. 84-95.
43. "The VIPS file format." [Online]. Available: {http://www.vips.ecs.soton.ac.uk/supported/current/doc/html/libvips/file-format.html}
44. Micron Technology Co., "Calculating Memory System Power for DDR3," http://www.micron.com/-/media/Documents/Products/Technical%20Note/DRAM/TN41-01DDR3-Power.pdf, 2007.
45. "The gem5 Simulator System: A Modular Platform for Computer System Architecture Research," http://www.gem5.org/.
46. Synopsys Inc., "Design Compiler I-2013.12-SP5-2," September 2014.
47. Taiwan Semiconductor Manufacturing Company, "40nm CMOS Standard Cell Library v120b," 2009.
48. X. Jian and R. Kumar, "ECC Parity: A Technique for Efficient Memory Error Resilience for Multi-Channel Memory Systems," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), 2014, pp. 1035-1046.