SWIFT: Software implemented fault tolerance

Proceedings of the 2005 International Symposium on Code Generation and Optimization, CGO 2005

Volumn 2005, Issue , 2005, Pages 243-254

  Reis, George A ^a   Chang, Jonathan ^a   Vachharajani, Neil ^a   Rangan, Ram ^a   August, David I ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL-FLOW CHECKING MECHANISM; SWIFT; TRANSIENT-FAULT-DETECTION TECHNIQUE;

COMPUTER HARDWARE; COMPUTER SOFTWARE; COSTS; PROGRAM PROCESSORS; SPURIOUS SIGNAL NOISE; STORAGE ALLOCATION (COMPUTER);

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 33646829087     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2005.34     Document Type: Conference Paper

References (29)

1. H. Ando, Y. Yoshida, A. Inoue, I. Sugiyama. T. Asakawa, K. Morita, T. Muta, T. Motokurumada, S. Okada, H. Yamashita, Y. Satsukawa, A. Konmoto, R. Yamashita, and H. Sugiyama. A 1.3GHz fifth generation SPARC64 Microprocessor. In International Solid-State Circuits Conference, 2003.
2. T. M. Austin. DIVA: a reliable substrate for deep submicron microarchitecture design. In Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, pages 196-207. IEEE Computer Society, 1999.
3. R. C. Baumann. Soft errors in commercial semiconductor technology: Overview and scaling trends. In IEEE 2002 Reliability Physics Tutorial Notes, Reliability Fundamentals. pages 121.01.1-121.01.14, April 2002.
4. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. In Proceedings of the 30th annual international symposium on Computer architecture, pages 98-109. ACM Press, 2003.
5. R. W. Horst, R. L. Harris, and R. L. Jardine. Multiple instruction issue in the NonStop Cyclone processor. In Proceedings of the 17th International Symposium on Computer Architecture, pages 216-226. May 1990.
6. A. Mahmood and E. J. McCluskey. Concurrent error detection using watchdog processors-a survey. IEEE Transactions on Computers, 37(2):160-174, 1988.
7. S. S. Mukherjee, J. Emer, T. Fossum, and S. K. Reinhardt. Cache scrubbing in microprocessors: Myth or necessity? In Proceedings of the 10th IEEE Pacific Rim International Symposium on Dependable Computing, March 2004.
8. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed design and evaluation of redundant multithreading alternatives. In Proceedings of the 29th annual international symposium on Computer architecture, pages 99-110. IEEE Computer Society, 2002.
9. S. S. Mukherjee, C. Weaver. J. Emer, S. K. Reinhardt, and T. Austin. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, page 29. IEEE Computer Society, 2003.
10. N. Oh and E. J. McCluskey. Low energy error detection technique using procedure call duplication. 2001.
11. N. Oh, P. P. Shirvani, and E. J. McCluskey. Control-flow checking by software signatures, volume 51, pages 111-122, March 2002.
12. N. Oh, P. P. Shirvani, and E. J. McCluskey. Error detection by duplicated instructions in super-scalar processors. IEEE Transactions on Reliability. 51(1):63-75, March 2002.
13. J. Ohlsson and M. Rimen. Implicit signature checking. In International Conference on Fault-Tolerant Computing, June 1995.
14. OpenIMPACT. Web site: http://gelato.uiuc.edu.
15. Perfmon: An IA-64 performance analysis tool. http://www.hpl.hp.com/ research/linux/perfmon.
16. J. Ray, J. C. Hoe, and B. Falsafi. Dual use of superscalar datapath for transient-fault detection and recovery. In Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, pages 214-224. IEEE Computer Society, 2001.
17. M. Rebaudengo, M. S. Reorda, M. Violante, and M. Torchiano. A source-to-source compiler for generating dependable software, pages 33-42, 2001.
18. V. J. Reddi, A. Settle, D. A. Connors, and R. S. Cohn. PIN: A binary instrumentation tool for computer architecture research and education. In Proceedings of the 2004 Workshop on Computer Architecture Education (WCAE), pages 112-119, June 2004.
19. S. K. Reinhardt and S.S. Mukherjee. Transient fault detection via simultaneous multithreading. In Proceedings of the 27th annual international symposium on Computer architecture, pages 25-36. ACM Press, 2000.
20. E. Rotenberg. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, page 84. IEEE Computer Society, 1999.
21. N. Saxena and E. J. McCluskey. Dependable adaptive computing systems - the ROAR project. In International Conference on Systems, Man, and Cybernetics, pages 2172-2177, October 1998.
22. P. P. Shirvani, N. Saxena, and E. J. McCluskey. Software-implemented EDAC protection against SEUs. volume 49, pages 273-284, 2000.
23. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proceedings of the 2002 International Conference on Dependable Systems and Networks, pages 389-399, June 2002.
24. T. J. Siegel, R. M. Averill III, M. A. Check, B. C. Giamei, B. W. Krumm, C. A. Krygowski, W. H. Li, J. S. Liptay, J. D. MacDougall, T. J. McPherson, J. A. Navarro, E. M. Schwarz, K. Shum, and C. F. Webb. IBM's S/390 G5 Microprocessor design. In IEEE Micro, volume 19, pages 12-23, March 1999.
25. R. Venkatasubramanian, J. P. Haves, and B. T. Murray. Low-cost on-line fault detection using control flow assertions. In Proceedings of the 9th IEEE International On-Line Testing Symposium, pages 137-143, July 2003.
26. T. N. Vijaykumar, I. Pomeranz, and K. Cheng. Transientfault recovery using simultaneous multithreading. In Proceedings of the 29th annual international symposium on Computer architecture, pages 87-98. IEEE Computer Society, 2002.
27. N. Wang, M. Fertig, and S. J. Patel. Y-branches: When you come to a fork in the road, take it. In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, pages 56-67, September 2003.
28. Y. Yeh. Triple-triple redundant 777 primary flight computer. In Proceedings of the 1996 IEEE Aerospace Applications Conference, volume 1, pages 293-307, February 1996.
29. Y. Yeh. Design considerations in Boeing 777 fly-by-wire computers. In Proceedings of the Third IEEE International High-Assurance Systems Engineering Symposium, pages 64 -72. November 1998.