Lightweight hardware support for transparent consistency-aware checkpointing in intermittent energy-harvesting systems

2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016

Volumn , Issue , 2016, Pages

  Liu, Qingrui ^a   Jung, Changhee ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL STORAGE; ENERGY HARVESTING; HARDWARE; NONVOLATILE STORAGE; OUTAGES; RECONFIGURABLE HARDWARE;

ENERGY HARVESTING SYSTEMS; HARDWARE SUPPORTS; INTERMITTENT SYSTEMS; MEMORY CONSISTENCY; NON-VOLATILE MEMORY; SOFTWARE-BASED TECHNIQUES; STATIC PROGRAM ANALYSIS; USER INTERVENTION;

DATA STORAGE EQUIPMENT;

EID: 84986569349     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NVMSA.2016.7547183     Document Type: Conference Paper

References (25)

1. B. Lucia et al., "A simpler, safer programming and execution model for intermittent systems," in Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 575-585, ACM, 2015.
2. M. Xie, et al., "Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor," in Proceedings of the 52nd Annual Design Automation Conference, p. 184, ACM, 2015.
3. S. Muchnick, Advanced Compiler Design Implementation. Morgan Kaufmann Publishers, 1997.
4. K. Ma, et al., "Architecture exploration for ambient energy harvesting nonvolatile processors," in High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on, pp. 526-537, IEEE, 2015.
5. C. Wang, et al., "Storage-less and converter-less maximum power point tracking of photovoltaic cells for a nonvolatile microprocessor," in 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 379-384, Jan 2014.
6. Y. Wang, et al., "A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops," in ESSCIRC (ESSCIRC), 2012 Proceedings of the, pp. 149-152, IEEE, 2012.
7. Q. Liu, et al., "Clover: Compiler directed lightweight soft error resilience," in Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems (LCTES), 2015.
8. Q. Liu, et al., "Compiler directed soft error detection and recovery to avoid due and sdc via tail-dmr," ACM Transactions on Embedded Computing Systems (TECS), vol. XX, no. X, 2016.
9. Q. Liu, et al., "Compiler-directed lightweight checkpointing for finegrained guaranteed soft error recovery," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), Nov 2016.
10. Q. Liu, et al., "Low-cost soft error resilience with unified data verification and fine-grained recovery," in Proceedings of the 49th International Symposium on Microarchitecture (MICRO), Oct 2016.
11. Y. Liu, et al., "A 65nm reram-enabled nonvolatile processor with 6x reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic," in 2016 IEEE International Solid-State Circuits Conference (ISSCC), pp. 84-86, Jan 2016.
12. C. Jung, et al., "Adaptive execution techniques for SMT multiprocessor architectures," in Proc. of the 10th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 236-246, 2005.
13. J. Lee, et al., "Adaptive execution techniques of parallel programs for multiprocessors," J. Parallel Distrib. Comput., vol. 70, pp. 467-480, May 2010.
14. C. H. Jung, et al., "Adaptive execution method for multithreaded processor-based parallel system," 2009. US Patent No. 7,526,637.
15. N. Binkert, et al., "The gem5 simulator," SIGARCH Comput. Archit. News, vol. 39, Aug. 2011.
16. C. Lattner et al., "Llvm: A compilation framework for lifelong program analysis & transformation," in Proceedings of the International Symposium on Code Generation and Optimization, CGO '04, (Washington, DC, USA), pp. 75-, IEEE Computer Society, 2004.
17. C. Lee, et al., "Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems," in Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, MICRO 30, (Washington, DC, USA), pp. 330-335, IEEE Computer Society, 1997.
18. M. R. Guthaus, et al., "Mibench: A free, commercially representative embedded benchmark suite," in Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, pp. 3-14, IEEE, 2001.
19. B. Ransford, et al., "Mementos: System support for long-running computation on rfid-scale devices," Acm Sigplan Notices, vol. 47, no. 4, pp. 159-170, 2012.
20. H. Jayakumar, et al., "Quickrecall: A low overhead hw/sw approach for enabling computations across power cycles in transiently powered computers," in VLSI Design and 2014 13th International Conference on Embedded Systems, 2014 27th International Conference on, pp. 330-335, IEEE, 2014.
21. S. Pelley, et al., "Memory persistency," ACM SIGARCH Computer Architecture News, vol. 42, no. 3, pp. 265-276, 2014.
22. J. Coburn, et al., "Nv-heaps: making persistent objects fast and safe with next-generation, non-volatile memories," in ACM SIGARCH Computer Architecture News, vol. 39, pp. 105-118, ACM, 2011.
23. J. Condit, et al., "Better i/o through byte-addressable, persistent memory," in Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, pp. 133-146, ACM, 2009.
24. J. Ren, et al., "Thynvm: enabling software-transparent crash consistency in persistent memory systems," in Proceedings of the 48th International Symposium on Microarchitecture, pp. 672-685, ACM, 2015.
25. A. Joshi, et al., "Efficient persist barriers for multicores," in Proceedings of the 48th International Symposium on Microarchitecture, MICRO-48, (New York, NY, USA), pp. 660-671, ACM, 2015.