Unified architectural support for soft-error protection or software bug detection

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 73-82

  Dimitrov, Martin ^a   Zhou, Huiyang ^a  

^a UNIVERSITY OF CENTRAL FLORIDA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABNORMAL BEHAVIOR; ARCHITECTURAL SUPPORT; COMPILATION TECHNIQUES; CONTINUOUS MONITORING; ERROR PROTECTION; INSTRUCTION-LEVEL; INTERNATIONAL CONFERENCES; MULTIPLE STRUCTURES; PARALLEL ARCHITECTURES; PROCESSOR PIPELINES; PROGRAM EXECUTIONS; RUN-TIME; SOFT ERRORS; SOFTWARE BUGS; SOFTWARE-BASED;

ELECTRIC BREAKDOWN; EMBEDDED SYSTEMS; ERROR CORRECTION; ERRORS; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; PIPELINES; TURBO CODES;

ERROR DETECTION;

EID: 47849131393     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.15     Document Type: Conference Paper

References (23)

1. T. Austin, "DIVA: a reliable substrate for deep submicron microarchitecture design", MICRO-32, 1999
2. M. Dimitrov and H. Zhou, "Locality-based information redundancy for processor reliability", WAR-2 workshop in conjunction with MICRO-39, 2006
3. M. Ernst, et. al., "Dynamically discovering likely program invariants to support program evolution", IEEE TSE, Vol.27, No. 2, February 2001.
4. M. Ernst, et. al., "Quickly detecting relevant program invariants", ICSE, 2000
5. S. Hangal and M. Lam, "Tracking down software bugs using automatic anomaly detection", ICSE, 2002
6. M. Gomaa and T. Vijaykumar, "Opportunistic Transient-Fault Detection", ISCA-32, 2005.
7. M. Gomma et. al., "Transient-fault recovery for chip multiprocessors", ISCA-30, 2003.
8. M.H. Lipasti, C. B. Wikerson and J. P. Shen, "Value locality and load value prediction," ASPLOS-7, 1996.
9. S. Lu, et. al., "Bugbench: Benchmarks for evaluating bug detection tools", Workshop on the Evaluation of Software Defect Detection Tools, 2005.
10. E. Marcus and H. Stern, "Blueprints for high availability", John Willey and Sons, 2000.
11. S. Mukherjee, et. al., "Detailed design and evaluation of redundant multithreading alternatives", ISCA-29, 2002.
12. National Institute of Standards and Technology (NIST), Department of Commerce, "Software errors cost U.S. economy $59.5 billion annually", NIST news release 2002-10, 2002.
13. J. Oplinger and M. Lam "Enhancing software reliability with speculative threads", ASPLOS-10, 2002.
14. P. Racunas, K. Constantinides, S. Manne and S. Mukherjee, "Perturbation-based fault screening", HPCA-13, 2007.
15. E. Rotenberg, "AR-SMT: a microarchitectural approach to fault tolerance in microprocessors", FTCS-29, 1999.
16. Y. Sazeides and J. E. Smith, "The predictability of data values," MICRO-30, 1997.
17. T. Sherwood, et. al., "Automatically characterizing large scale program behavior", ASPLOS-X, 2002
18. A. Sodani and G. Sohi, "Dynamic instruction reuse", ISCA-24, 1997.
19. N. Wang and S. Patel, "ReStore: Symptom Based Soft Error Detection in Microprocessors", DSN, 2005.
20. C. Weaver, et. al., "Techniques to reduce the soft error rate of a high-performance microprocessor", ISCA-31, 2004.
21. P. Zhou, W. Liu, L. Fei, S. Lu, F. Qin, Y. Zhou, S. Midkiff and J. Torrellas, "AccMon: Automatically detecting memory-related bugs via program counter-based invariants", MICRO-37, 2004
22. Developers Guide to WER, https://winqual.microsoft.com/help/default. htm#Developers_Guide_to_WER.htm, 2006
23. Polymorph,http://polymorph.sourceforge.net/,2006