Swizzle-switch networks for many-core systems

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Volumn 2, Issue 2, 2012, Pages 278-294

  Sewell, Korey ^a   Dreslinski, Ronald G ^a   Manville, Thomas ^a   Satpathy, Sudhir ^a   Pinckney, Nathaniel ^a   Blake, Geoffrey ^a   Cieslak, Michael ^a   Das, Reetuparna ^a   Wenisch, Thomas F ^a   Sylvester, Dennis ^a   Blaauw, David ^a   Mudge, Trevor ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Crossbars; manycore systems; multicore processing; network topology; network on chip; on chip interconnects; parallel architectures

Indexed keywords

CROSSBARS; MANY-CORE; MULTI CORE; NETWORK ON CHIP; NETWORK TOPOLOGY; ON-CHIP INTERCONNECTS;

BENCHMARKING; DESIGN; ELECTRIC NETWORK TOPOLOGY; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; PARALLEL ARCHITECTURES; THERMOANALYSIS; THREE DIMENSIONAL; VLSI CIRCUITS;

SWITCHING CIRCUITS;

EID: 84862310416     PISSN: 21563357     EISSN: None     Source Type: Journal    
DOI: 10.1109/JETCAS.2012.2193936     Document Type: Article

References (52)

1. A. Alameldeen and D. Wood, "Variability in architectural simulations of multi-threaded workloads," in Proc. 9th Int. Symp. High-Perfor mance Comput. Archit., 2003, pp. 7-18.
2. J. Andrews and N. Baker, "Xbox 360 system arch," IEEE Micro, vol. 26, no. 2, pp. 25-37, Mar./Apr. 2006.
3. ARM Ltd, Cortex-A5 Processor, ARM Databrief 2010.
4. J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP on-chip networks," in Proc. 20th Annu. Int. Conf. Supercomput., 2006, pp. 187-198. (Pubitemid 47168505)
5. N. Barrow-Williams, C. Fensch, and S. Moore, "A communication characterisation of splash-2 and parsec," in IEEE Int. Symp. Workload Characterizat., 2009, pp. 86-97.
6. N. Binkert and B. Beckmann et al., "The gem5 simulator," in Comput. Architecture News, Jun. 2011.
7. T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," in ACM Comput. Surv., 2006.
8. L. Bononi and N. Concer, "Simulation and analysis of network-on-chip architectures: Ring, spidergon and 2-D mesh," in Proc. Design, Automat. Test Eur., 2006, vol. 2, p. 6.
9. L. Bononi and N. Concer et al., "Noc topologies exploration based on mapping and simulation models," in Proc. 10th Euromicro Conf. Digital Syst. Design Archit., Methods Tools, 2007, pp. 543-543.
10. S. Borkar, "Networks for multi-core chips: A contrarian view," in Int. Symp. Low Power Electron. Design, 2007.
11. L. Cheng and N. Muralimanohar et al., "Interconnect-aware coherence protocols for chip multiprocessors," in Proc. 33rd Int. Symp. Comput. Archit., 2006, pp. 339-351.
12. D. Culler, J. Singh, and A. Gupta, Parallel Computer Architecture: A Hardware/Software Approach, 1st ed. San Francisco, CA: Morgan Kaufmann, 1998.
13. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA: Morgan Kaufmann, 2003.
14. R. Das and S. Eachempati et al., "Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps," in Proc. IEEE 15th Int. Symp. High Performance Comput. Architect., Feb. 2009, pp. 175-186.
15. D. Fick and R. Dreslinski et al., "Centip3de: A 3930 dmips/w configurable near-threshold 3-D-stacked system w/64 arm cortex-m3 cores," in IEEE Int. Solid-State Circuits Conf. Dige. Tech. Papers, Feb. 2012, pp. 190-192.
16. M. Galles, "Spider: A high-speed network interconnect," IEEE Micro, vol. 17, no. 1, pp. 34-39, Jan. 1997. (Pubitemid 127571630)
17. B. Grot and J. Hestness et al., "Express cube topologies for on-chip interconnects," in Proc. IEEE 15th Int. Symp. High Performance Comput. Archit., 2009, pp. 163-174.
18. B. Grot, S. W. Keckler, and O. Mutlu, "Preemptive virtual clock: A flexible, efficient, and cost-effective QOS scheme for networks-on-chip," in Proc. 42nd Annu. IEEE/ACM Int. Symp. Microarchit., New York, 2009, pp. 268-279.
19. M. Gschwind and H. Hofstee et al., "Synergistic processing in cell's multicore architecture," IEEE Micro, vol. 26, no. 2, pp. 10-24, Mar./Apr. 2006.
20. S. Gupta and M. Hibert et al., "Techniques for producing 3-D ics with high-density interconnect," in 21st Int. VLSI Multilevel Interconnect. Conf., 2004.
21. R. Haring, "The IBM blue gene/q compute chip+simd floating-point unit," in HotChips 23: Symp. High-Performance Chips, 2011.
22. J. Howard and S. Dighe et al., "A 48-core ia-32 message-passing processor with DVFs in 45 nm CMOS," IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 173-183, Jan. 2011.
23. J. Hu and R. Marculescu, "Energy-and performance-aware mapping for regular NOC architectures," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 24, no. 4, pp. 551-562, Apr. 2005. (Pubitemid 40476038)
24. Intel Corp, Intel atom processor for nettop platforms, Intel product brief Nov. 2008.
25. N. E. Jerger, L.-S. Peh, and M. Lipasti, "Virtual circuit tree multicasting: A case for on-chip hardware multicast support," in Proc. 35th Int. Symp. Computer Archit., 2008, pp. 229-240.
26. T. Johnson and U. Nawathe, "An 8-core, 64-thread, 64-bit power efficient SPARC SOC (niagara2)," in IEEE Int. Dig. Tech. Papers, Feb. 2007, pp. 108-590.
27. C. Kim, D. Burger, and S. W. Keckler, "An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches," in Proc. 10th Int. Conf. Architectural Support Programm. Languages Operat. Syst., 2002, pp. 211-222. (Pubitemid 44892235)
28. D. H. Kim and K. Athikulwongse et al., "3-D-maps: 3-D massively parallel processor with stacked memory," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2012, pp. 188-190.
29. J. Kim, J. Balfour, and W. Dally, "Flattened butterfly topology for on-chip networks," in Proc. 40th Annu. IEEE/ACM Int. Symp. Microarchitecture, Dec. 2007, pp. 172-182.
30. J. Kim, W. J. Dally, B. Towles, and A. K. Gupta, "Microarchitecture of a high-radix router," in Proc. 32nd Int. Symp. Comput. Archit., Jun. 2005, pp. 420-431. (Pubitemid 41543459)
31. G. Kornaros, "Bcb: A buffered crossbar switch fabric utilizing shared memory," in Proc. 9th EUROMICRO Conf. Dig. Syst. Design: Archit., Methods Tools, 2006, pp. 180-188.
32. R. Kumar, V. Zyuban, and D. M. Tullsen, "Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling," in Proc. 32nd Int. Symp. Comput. Archit., Jun. 2005, pp. 408-419. (Pubitemid 41543458)
33. J. W. Lee, M. C. Ng, and K. Asanovic, "Globally-synchronized frames for guaranteed quality-of-service in on-chip networks," in Proc. 35th Int. Symp. Comput. Archit., Jun. 2008, pp. 89-100.
34. L. Li et al., "Ccc: Crossbar connected caches for reducing energy consumption of on-chip multiprocessors," in Proc. Euromicro Symp. Digital Syst. Design, Sep. 2003, pp. 41-48.
35. M. R. Marty and M. D. Hill, "Virtual hierarchies to support server consolidation," in Proc. 34th Annu. Int. Symp. Comput. Archit., 2007, pp. 46-56. (Pubitemid 47582090)
36. N. McKeown, "The ISLIP scheduling algorithm for input-queued switches," IEEE/ACM Trans. Network., vol. 7, no. 2, pp. 188-201, Apr. 1999.
37. G. Passas, M. Katevenis, and D. Pnevmatikatos, "A crossbar interconnecting 128 tiles in a single hop and occupying 6% of their area," in Proc. 4th ACM/IEEE Int. Symp. Networks-on-Chip, May 2010, pp. 87-95.
38. G. Passas, M. Katevenis, and D. Pnevmatikatos, "VLSI micro-architectures for high-radix crossbar schedulers," in Proc. 5th IEEE/ACM Int. Symp. Networks Chip, May 2011, pp. 217-224.
39. L.-S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in Proc. 7th Int. Symp. High-Performance Comput. Archit., 2001, pp. 255-266.
40. D. Sanchez, G. Michelogiannakis, and C. Kozyrakis, "An analysis of on-chip interconnection networks for large-scale chip multiprocessors," in ACM Trans. Archit. Code Optim., May 2010, pp. 4:1-4:28.
41. S. Satpathy and R. Dreslinski et al., "Swift: A 2.1 tb/s 32 32 self-arbitrating manycore interconnect fabric," in Proc. 2011 Symp. VLSI Circuits, Jun. 2011, pp. 138-139.
42. S. Satpathy and Z. Foo et al., "A 1.07 tbit/s 128 128 swizzle network for SIMD processors," in IEEE Symp. VLSI Circuits, Jun. 2010, pp. 81-82.
43. S. Satpathy and K. Sewell et al., "A 4.5 tb/s 3.4 tb/s/w 64 64 switch fabric with self-updating least recently granted priority and quality of service arbitration in 45 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers., Feb. 2012, pp. 478-480.
44. S. Scott, D. Abts, J. Kim, and W. J. Dally, "The blackwidow high-radix CLOS network," in Proc. 33rd Int. Symp. Comput. Archit., 2006, pp. 16-28.
45. L. Seiler and D. E. A. Carmean, "Larrabee: A many-core 86 architecture for visual computing," in ACM Trans. Graphics, 2008.
46. K. Skadron and M. Stan et al., "Temperature-aware microarchitecture," in Proc. 30th Annu. Int. Symp. Comput. Archit., Jun. 2003, pp. 2-13.
47. J. C. Villanueva et al., "A performance evaluation of 2-D-mesh, ring, and crossbar interconnects for chip multi-processors," in Proc. 2nd Int. Workshop Network Chip Archit., Dec. 2009, pp. 51-56.
48. H.-S. Wang, L.-S. Peh, and S. Malik, "A power model for routers: Modeling alpha 21364 and infiniband routers," IEEE Micro, vol. 23, no. 1, pp. 26-35, Jan./Feb. 2003.
49. D. Wentzlaff and P. Griffin et al., "On-chip interconnection architecture of the tile processor," IEEE Micro, vol. 27, no. 5, pp. 15-31, Sep.-Oct. 2007. (Pubitemid 350218384)
50. S. C. Woo and M. Ohara et al., "The SPLASH-2 programs: Characterization and methodological considerations," in Proc. 22nd Annu. Int. Symp. Comput. Archit., Jun. 1995, pp. 24-36.
51. Y. Zhang and M. J. Irwin, "Power and performance comparison of crossbars and buses as on-chip interconnect structures," in Conf. Rec. 33rd Asilomar Conf. In Signals, Syst., Comput., Oct. 1999, vol. 1, pp. 378-383. (Pubitemid 30591910)
52. Y. P. Zhang et al., "A study of the on-chip interconnection network for the IBM cyclops64 multi-core architecture," in Proc. 20th Int. Parallel Distrib. Process. Symp., Apr. 2006, p. 10.